Home
last modified time | relevance | path

Searched refs:usb1_pll_480_ctrl_set (Results 1 – 6 of 6) sorted by relevance

/arch/arm/mach-imx/imx8ulp/
A Dclock.c325 writel(0xc00000, &usbphy->usb1_pll_480_ctrl_set); in enable_usb_pll()
329 writel(0x800000, &usbphy->usb1_pll_480_ctrl_set); in enable_usb_pll()
333 writel(0x1400000, &usbphy->usb1_pll_480_ctrl_set); in enable_usb_pll()
337 writel(0xc00000, &usbphy->usb1_pll_480_ctrl_set); in enable_usb_pll()
343 &usbphy->usb1_pll_480_ctrl_set); in enable_usb_pll()
349 writel(PLL_USB_PWR_MASK, &usbphy->usb1_pll_480_ctrl_set); in enable_usb_pll()
371 &usbphy->usb1_pll_480_ctrl_set); in enable_usb_pll()
/arch/arm/mach-imx/mx7ulp/
A Dscg.c743 writel(0xc00000, &usbphy->usb1_pll_480_ctrl_set); in scg_enable_usb_pll()
747 writel(0x800000, &usbphy->usb1_pll_480_ctrl_set); in scg_enable_usb_pll()
751 writel(0x1400000, &usbphy->usb1_pll_480_ctrl_set); in scg_enable_usb_pll()
755 writel(0xc00000, &usbphy->usb1_pll_480_ctrl_set); in scg_enable_usb_pll()
761 &usbphy->usb1_pll_480_ctrl_set); in scg_enable_usb_pll()
767 writel(PLL_USB_PWR_MASK, &usbphy->usb1_pll_480_ctrl_set); in scg_enable_usb_pll()
789 &usbphy->usb1_pll_480_ctrl_set); in scg_enable_usb_pll()
/arch/arm/include/asm/arch-imx8ulp/
A Dimx-regs.h128 u32 usb1_pll_480_ctrl_set; /* 0x0a4 */ member
/arch/arm/mach-imx/mx6/
A Dclock.c1264 &anatop->usb1_pll_480_ctrl_set); in enable_pll3()
1275 &anatop->usb1_pll_480_ctrl_set); in enable_pll3()
/arch/arm/include/asm/arch-mx6/
A Dimx-regs.h793 u32 usb1_pll_480_ctrl_set; /* 0x014 */ member
/arch/arm/include/asm/arch-mx7ulp/
A Dimx-regs.h1099 u32 usb1_pll_480_ctrl_set; /* 0x0a4 */ member

Completed in 25 milliseconds