Home
last modified time | relevance | path

Searched refs:writeq (Results 1 – 13 of 13) sorted by relevance

/arch/arm/lib/
A Dgic-v3-its.c123 writeq(val, (uintptr_t)(priv.gicr_base + GICR_PROPBASER)); in gic_lpi_tables_init()
130 writeq(val, in gic_lpi_tables_init()
151 writeq(val, (uintptr_t)(pend_base + offset)); in gic_lpi_tables_init()
157 writeq(val, (uintptr_t)(pend_base + offset)); in gic_lpi_tables_init()
/arch/arm/mach-socfpga/
A Dspl_n5x.c48 writeq(0, CPU_RELEASE_ADDR); in board_init_f()
A Dspl_s10.c50 writeq(0, CPU_RELEASE_ADDR); in board_init_f()
A Dspl_agilex7m.c50 writeq(0, CPU_RELEASE_ADDR); in board_init_f()
A Dspl_agilex.c72 writeq(0, CPU_RELEASE_ADDR); in board_init_f()
/arch/mips/include/asm/
A Dio.h354 #define writeq writeq in BUILDIO_MEM() macro
385 #define writeq_relaxed writeq in BUILDIO_MEM()
409 #define writeq writeq in BUILDIO_MEM() macro
/arch/x86/include/asm/
A Dio.h70 #define writeq(b, addr) (*(volatile u64 *)(addr) = (b)) macro
74 #define __raw_writeq writeq
/arch/arm/mach-imx/imx8m/
A Dpsci.c82 writeq(entry_point, CPU_RELEASE_ADDR); in psci_cpu_on_write_entry_point()
/arch/sandbox/include/asm/
A Dio.h53 #define writeq(v, addr) sandbox_write((void *)addr, v, SB_SIZE_64) macro
81 #define out_64(a,v) writeq(v,a)
/arch/mips/mach-octeon/
A Dcpu.c128 writeq((u64)__cvmx_bootmem_internal_get_desc_ptr() & 0x7fffffffull, in octeon_bootmem_init()
/arch/arc/include/asm/
A Dio.h193 #define writeq(v, c) ({ __iowmb(); writeq_relaxed(v, c); }) macro
/arch/riscv/include/asm/
A Dio.h64 static inline void writeq(u64 val, volatile void __iomem *addr) in writeq() function
/arch/arm/include/asm/
A Dio.h179 #define writeq(v, c) ({ u64 __v = v; __iowmb(); writeq_relaxed(__v, c); __v; }) macro

Completed in 48 milliseconds