Home
last modified time | relevance | path

Searched refs:calibration (Results 1 – 19 of 19) sorted by relevance

/board/k+p/kp_imx6q_tpc/
A Dkp_imx6q_tpc_spl.c118 struct mx6_mmdc_calibration calibration = {0}; in spl_dram_print_cal() local
120 mmdc_read_calibration(sysinfo, &calibration); in spl_dram_print_cal()
122 debug(".p0_mpdgctrl0\t= 0x%08X\n", calibration.p0_mpdgctrl0); in spl_dram_print_cal()
123 debug(".p0_mpdgctrl1\t= 0x%08X\n", calibration.p0_mpdgctrl1); in spl_dram_print_cal()
124 debug(".p0_mprddlctl\t= 0x%08X\n", calibration.p0_mprddlctl); in spl_dram_print_cal()
125 debug(".p0_mpwrdlctl\t= 0x%08X\n", calibration.p0_mpwrdlctl); in spl_dram_print_cal()
126 debug(".p0_mpwldectrl0\t= 0x%08X\n", calibration.p0_mpwldectrl0); in spl_dram_print_cal()
128 debug(".p1_mpdgctrl0\t= 0x%08X\n", calibration.p1_mpdgctrl0); in spl_dram_print_cal()
129 debug(".p1_mpdgctrl1\t= 0x%08X\n", calibration.p1_mpdgctrl1); in spl_dram_print_cal()
130 debug(".p1_mprddlctl\t= 0x%08X\n", calibration.p1_mprddlctl); in spl_dram_print_cal()
[all …]
/board/liebherr/display5/
A Dspl.c204 struct mx6_mmdc_calibration calibration = {0}; in spl_dram_print_cal() local
206 mmdc_read_calibration(sysinfo, &calibration); in spl_dram_print_cal()
208 debug(".p0_mpdgctrl0\t= 0x%08X\n", calibration.p0_mpdgctrl0); in spl_dram_print_cal()
209 debug(".p0_mpdgctrl1\t= 0x%08X\n", calibration.p0_mpdgctrl1); in spl_dram_print_cal()
210 debug(".p0_mprddlctl\t= 0x%08X\n", calibration.p0_mprddlctl); in spl_dram_print_cal()
211 debug(".p0_mpwrdlctl\t= 0x%08X\n", calibration.p0_mpwrdlctl); in spl_dram_print_cal()
212 debug(".p0_mpwldectrl0\t= 0x%08X\n", calibration.p0_mpwldectrl0); in spl_dram_print_cal()
214 debug(".p1_mpdgctrl0\t= 0x%08X\n", calibration.p1_mpdgctrl0); in spl_dram_print_cal()
215 debug(".p1_mpdgctrl1\t= 0x%08X\n", calibration.p1_mpdgctrl1); in spl_dram_print_cal()
216 debug(".p1_mprddlctl\t= 0x%08X\n", calibration.p1_mprddlctl); in spl_dram_print_cal()
[all …]
/board/tbs/tbs2910/
A Dtbs2910.cfg53 /* set pad calibration type to DDR3 */
55 /* ZQ calibration */
76 /* start delay line calibration */
104 /* externel chip ZQ calibration */
/board/aristainetos/
A Dnt5cc256m16cp.cfg12 * DQS gating, read delay, write delay calibration values
31 /* Complete calibration by forced measurment */
/board/freescale/mx6memcal/
A Dspl.c399 struct mx6_mmdc_calibration calibration = {0}; in board_init_f() local
404 calibration.p0_mpwrdlctl = 0x40404040; in board_init_f()
405 calibration.p1_mpwrdlctl = 0x40404040; in board_init_f()
442 mx6_dram_cfg(&sysinfo, &calibration, &ddrtype); in board_init_f()
453 mmdc_read_calibration(&sysinfo, &calibration); in board_init_f()
454 display_calibration(&calibration); in board_init_f()
A DREADME20 4. Parameters to the calibration process can be chosen through
23 When booted, the mx6memcal board will run the DDR calibration
A DKconfig17 displaying the calibration values or errors.
/board/ge/bx50v3/
A Dbx50v3.cfg69 /* Read DQS Gating calibration */
74 /* Read calibration */
77 /* Write calibration */
90 /* Complete calibration by forced measurment */
/board/freescale/mx6sxsabreauto/
A Dimximage.cfg102 /* Complete calibration by forced measurement */
126 /* DDR device ZQ calibration */
/board/freescale/mx6sxsabresd/
A Dimximage.cfg107 /* Complete calibration by forced measurement */
131 /* DDR device ZQ calibration */
/board/softing/vining_2000/
A Dimximage.cfg101 /* Complete calibration by forced measurement */
125 /* DDR device ZQ calibration */
/board/boundary/nitrogen6x/
A D6x_bootscript_android.txt34 …tenv bootargs $bootargs video=mxcfb${nextcon}:dev=lcd,CLAA-WVGA,if=RGB666 tsdev=tsc2004 calibration
A D6x_bootscript_android_recovery.txt34 …tenv bootargs $bootargs video=mxcfb${nextcon}:dev=lcd,CLAA-WVGA,if=RGB666 tsdev=tsc2004 calibration
/board/tq/tqma6/
A Dtqma6dl.cfg73 /* memory interface calibration values */
A Dtqma6q.cfg73 /* memory interface calibration values */
A Dtqma6s.cfg73 /* memory interface calibration values */
/board/buffalo/lsxl/
A Dkwbimage-lschl.cfg200 # bit15: 1, DDR IO ODT Unit: Drive ODT calibration values
A Dkwbimage-lsxhl.cfg200 # bit15: 1, DDR IO ODT Unit: Drive ODT calibration values
/board/d-link/dns325/
A Dkwbimage.cfg180 # bit15: 1, DDR IO ODT Unit: Drive ODT calibration values

Completed in 41 milliseconds