| /board/gdsys/a38x/ |
| A D | hre.h | 14 uint8_t code[]; member
35 int hre_run_program(struct udevice *tpm, const uint8_t *code, size_t code_size);
|
| A D | keyprogram.c | 96 memcpy(prog->code, *progdata, code_size); in extract_subprogram()
150 if (hre_run_program(tpm, prog->code, prog->code_size)) { in load_and_run_keyprog()
|
| A D | hre.c | 500 int hre_run_program(struct udevice *tpm, const uint8_t *code, size_t code_size) in hre_run_program() argument
503 const uint8_t *ip = code; in hre_run_program()
519 crc = crc32(0, prg->code, prg->code_size); in hre_verify_program()
|
| /board/engicam/common/ |
| A D | Kconfig | 2 bool "Engicam i.MX6 Common code"
6 Common SPL and U-Boot proper code for Engicam i.MX6 targets.
|
| /board/mikrotik/crs3xx-98dx3236/ |
| A D | kwbimage.cfg.in | 11 # Binary Header (bin_hdr) with DDR3 training code
|
| /board/Marvell/db-xc3-24g4xg/ |
| A D | kwbimage.cfg.in | 11 # Binary Header (bin_hdr) with DDR3 training code
|
| /board/google/chromebook_coral/ |
| A D | dsdt.asl | 44 /* ACPI code for EC SuperIO functions */
46 /* ACPI code for EC functions */
|
| /board/sunxi/ |
| A D | README.sunxi64 | 9 code from the Boot ROM (BROM). As this has some implications on U-Boot, this
67 boards without a PMIC) soft poweroff/on. ATF contains fallback code for CPU
92 enters the SPL still in AArch32 secure SVC mode, there is some shim code to
94 U-Boot proper runs in EL2 and can load any AArch64 code (using the "go"
110 The on-die BROM code will try several methods to load and execute the firmware.
115 code. If not (no SD card at all or invalid magic), it will:
138 off-tree branch to generate 32-bit ARM code (along with instructions
182 With working DRAM init code in U-Boot's SPL this is no longer necessary,
193 file. Apparently Allwinner allows re-distribution of this proprietary code
197 The original boot0 code looks for U-Boot at a certain place on an uSD card
[all …]
|
| /board/xilinx/common/ |
| A D | fru_ops.c | 31 static int fru_check_language(u8 code) in fru_check_language() argument
33 if (code != FRU_LANG_CODE_ENGLISH && code != FRU_LANG_CODE_ENGLISH_1) { in fru_check_language()
|
| /board/armltd/integrator/ |
| A D | README | 32 U-Boot has to carry out minimal configration before standard code is run.
50 However, to avoid duplicating code through all processor files, a generic core
81 code has yet been added to U-Boot i.e. they all use the same U-Boot binary
|
| /board/bosch/shc/ |
| A D | board.c | 495 static void hang_bosch(const char *cause, int code) in hang_bosch() argument
508 for (lv = 0; lv < code; lv++) { in hang_bosch()
|
| /board/rockchip/sheep_rk3368/ |
| A D | README | 3 Get miniloader and trust.img form rockchip vendor u-boot source code
|
| /board/ea/ea-lpc3250devkitv2/ |
| A D | README.rst | 76 The processor will start its code execution from an internal ROM,
77 containing the boot code. This boot loader can load code from one of four
84 The ROM boot loader loads code as a single contiguous block at a maximum
|
| /board/freescale/m53017evb/ |
| A D | README | 18 - arch/m68k/cpu/mcf532x/cpu.c cpu specific code
24 - arch/m68k/cpu/mcf532x/start.S start up assembly code
59 - arch/m68k/lib/traps.c Exception init code
|
| /board/synopsys/iot_devkit/ |
| A D | README | 57 A non-volatile memory from which ARC core may execute code directly.
62 for code being executed, still data could be placed in this memory too.
70 ARC core cannot execute code from DCCM. So this is very special RAM
|
| /board/raspberrypi/rpi/ |
| A D | pci.asl | 115 // Note, This code is very similar to the code in the PCIe firmware
|
| A D | emmc.asl | 89 // (or at least Linux's standard code can't
|
| /board/freescale/ls1043ardb/ |
| A D | README | 30 - DSPI: 16 MB high-speed flash Memory for boot code and storage (up to 108MHz)
|
| /board/imgtec/xilfpga/ |
| A D | README | 46 0x1D40_0000 to memory and the bootram jumps into u-boot code.
|
| /board/qualcomm/ |
| A D | qcom-phone.env | 11 # Always probe for UFS storage, though it should be done by board code.
|
| /board/freescale/mx28evk/ |
| A D | README | 9 arch/arm/cpu/arm926ejs/mxs/ - The CPU support code for the Freescale i.MX28
|
| /board/freescale/ls1046afrwy/ |
| A D | README | 33 - QSPI: 64 MB high-speed flash Memory for boot code and storage
|
| /board/BuR/zynq/env/ |
| A D | brcp1.env | 92 /* Boot code */
|
| A D | brcp150.env | 102 /* Boot code */
|
| /board/toradex/common/ |
| A D | Kconfig | 78 Ethernet carrier boards. This options enables the code to set the
|