Home
last modified time | relevance | path

Searched refs:timing (Results 1 – 13 of 13) sorted by relevance

/board/samsung/common/
A Dsromc.c27 u32 timing[FDT_SROM_TIMING_COUNT]; /* timing parameters */ in exyno5_sromc_probe() local
44 ret = dev_read_u32_array(dev, "srom-timing", timing, in exyno5_sromc_probe()
50 smc_bc_conf = SROMC_BC_TACS(timing[FDT_SROM_TACS]) | in exyno5_sromc_probe()
51 SROMC_BC_TCOS(timing[FDT_SROM_TCOS]) | in exyno5_sromc_probe()
52 SROMC_BC_TACC(timing[FDT_SROM_TACC]) | in exyno5_sromc_probe()
53 SROMC_BC_TCOH(timing[FDT_SROM_TCOH]) | in exyno5_sromc_probe()
54 SROMC_BC_TAH(timing[FDT_SROM_TAH]) | in exyno5_sromc_probe()
55 SROMC_BC_TACP(timing[FDT_SROM_TACP]) | in exyno5_sromc_probe()
56 SROMC_BC_PMC(timing[FDT_SROM_PMC]); in exyno5_sromc_probe()
/board/compulab/imx8mm-cl-iot-gate/ddr/
A Dddr.c41 struct dram_timing_info *timing; member
48 .size = 2048, .count = 1, .timing = &ucm_dram_timing_01061010},
50 .size = 4096, .count = 1, .timing = &ucm_dram_timing_ff000110},
52 .size = 2048, .count = 1, .timing = &ucm_dram_timing_01061010},
54 .size = 4096, .count = 1, .timing = &ucm_dram_timing_ff000110},
56 .size = 2048, .count = 1, .timing = &ucm_dram_timing_01061010},
58 .size = 2048, .count = 1, .timing = &ucm_dram_timing_ff020008},
60 .size = 4096, .count = 1, .timing = &ucm_dram_timing_ff000110},
154 if (ddr_init(lpddr4_array[i].timing)) { in spl_dram_init_compulab()
/board/friendlyarm/nanopi2/
A Dlcds.c100 .timing = {
127 .timing = {
154 .timing = {
181 .timing = {
208 .timing = {
235 .timing = {
262 .timing = {
288 .timing = {
315 .timing = {
341 .timing = {
[all …]
A Dboard.c131 struct nxp_lcd_timing *timing = &lcd->timing; in nx_display_fixup_dp() local
139 sync->h_sync_width = timing->h_sw; in nx_display_fixup_dp()
140 sync->h_back_porch = timing->h_bp; in nx_display_fixup_dp()
141 sync->h_front_porch = timing->h_fp; in nx_display_fixup_dp()
145 sync->v_sync_width = timing->v_sw; in nx_display_fixup_dp()
146 sync->v_back_porch = timing->v_bp; in nx_display_fixup_dp()
147 sync->v_front_porch = timing->v_fp; in nx_display_fixup_dp()
151 div = timing->h_sw + timing->h_bp + timing->h_fp + lcd->width; in nx_display_fixup_dp()
152 div *= timing->v_sw + timing->v_bp + timing->v_fp + lcd->height; in nx_display_fixup_dp()
A Dnxp-fb.h69 struct nxp_lcd_timing timing; member
/board/freescale/imx91_evk/
A DKconfig17 Select the LPDDR4 timing and 1.1V VDDQ
/board/freescale/imx93_evk/
A DKconfig17 Select the LPDDR4X timing and 0.6V VDDQ
/board/freescale/p1_p2_rdb_pc/
A DREADME25 to timing data embedded in the source code will be used. Raw timing data is
31 for writing timing.
A Dddr.c186 #error Missing raw timing data for this board
/board/imgtec/ci20/
A Dci20.c265 .timing = {
309 .timing = {
/board/buffalo/lsxl/
A Dkwbimage-lschl.cfg20 # not further specified in HW manual, timing taken from original vendor port
24 # not further specified in HW manual, timing taken from original vendor port
A Dkwbimage-lsxhl.cfg20 # not further specified in HW manual, timing taken from original vendor port
24 # not further specified in HW manual, timing taken from original vendor port
/board/tbs/tbs2910/
A Dtbs2910.cfg88 /* ODT timing */

Completed in 29 milliseconds