Searched refs:DDRCTRL_MSTR_DATA_BUS_WIDTH_MASK (Results 1 – 4 of 4) sorted by relevance
241 #define DDRCTRL_MSTR_DATA_BUS_WIDTH_MASK GENMASK(13, 12) macro
182 u32 reg = readl(&ctl->mstr) & DDRCTRL_MSTR_DATA_BUS_WIDTH_MASK; in get_data_bus_width()
752 switch (config->c_reg.mstr & DDRCTRL_MSTR_DATA_BUS_WIDTH_MASK) { in stm32mp1_ddr_init()
939 switch (readl(&ctl->mstr) & DDRCTRL_MSTR_DATA_BUS_WIDTH_MASK) { in test_freq_pattern()
Completed in 12 milliseconds