Home
last modified time | relevance | path

Searched refs:DIV (Results 1 – 3 of 3) sorted by relevance

/drivers/clk/exynos/
A Dclk-exynos850.c117 DIV(CLK_DOUT_SHARED0_DIV3, "dout_shared0_div3", "mout_shared0_pll",
119 DIV(CLK_DOUT_SHARED0_DIV2, "dout_shared0_div2", "mout_shared0_pll",
121 DIV(CLK_DOUT_SHARED1_DIV3, "dout_shared1_div3", "mout_shared1_pll",
156 DIV(CLK_DOUT_CORE_BUS, "dout_core_bus", "gout_core_bus",
158 DIV(CLK_DOUT_CORE_CCI, "dout_core_cci", "gout_core_cci",
162 DIV(CLK_DOUT_CORE_SSS, "dout_core_sss", "gout_core_sss",
187 DIV(CLK_DOUT_HSI_BUS, "dout_hsi_bus", "gout_hsi_bus",
216 DIV(CLK_DOUT_PERI_BUS, "dout_peri_bus", "gout_peri_bus",
218 DIV(CLK_DOUT_PERI_UART, "dout_peri_uart", "gout_peri_uart",
220 DIV(CLK_DOUT_PERI_IP, "dout_peri_ip", "gout_peri_ip",
[all …]
A Dclk.h140 #define DIV(_id, cname, pname, o, s, w) \ macro
/drivers/clk/
A Dclk_k210.c80 DIV(K210_CLK_APB0, K210_SYSCTL_SEL0, 3, 3, K210_DIV_ONE) \
81 DIV(K210_CLK_APB1, K210_SYSCTL_SEL0, 6, 3, K210_DIV_ONE) \
82 DIV(K210_CLK_APB2, K210_SYSCTL_SEL0, 9, 3, K210_DIV_ONE) \
83 DIV(K210_CLK_SRAM0, K210_SYSCTL_THR0, 0, 4, K210_DIV_ONE) \
84 DIV(K210_CLK_SRAM1, K210_SYSCTL_THR0, 4, 4, K210_DIV_ONE) \
112 #define DIV(id, ...) DIVIFY(id), macro
113 #define DIV_FIXED DIV
115 #undef DIV
121 #define DIV(id, _off, _shift, _width, _type) \ macro
134 #undef DIV
[all …]

Completed in 11 milliseconds