Searched refs:DXEPCTL_EPENA (Results 1 – 2 of 2) sorted by relevance
38 setbits_le32(®->device_regs.in_endp[EP0_CON].diepctl, DXEPCTL_EPENA | DXEPCTL_CNAK); in dwc2_udc_ep0_zlp()55 setbits_le32(®->device_regs.out_endp[EP0_CON].doepctl, DXEPCTL_EPENA); in dwc2_udc_pre_setup()78 setbits_le32(®->device_regs.out_endp[EP0_CON].doepctl, DXEPCTL_EPENA | DXEPCTL_CNAK); in dwc2_ep0_complete_out()114 writel(DXEPCTL_EPENA | DXEPCTL_CNAK | ctrl, ®->device_regs.out_endp[ep_num].doepctl); in setdma_rx()163 DXEPCTL_EPENA | DXEPCTL_CNAK); in setdma_tx()769 if (ep_ctrl & DXEPCTL_EPENA) in dwc2_udc_ep0_set_stall()920 setbits_le32(®->device_regs.in_endp[EP0_CON].diepctl, DXEPCTL_EPENA | DXEPCTL_CNAK); in dwc2_udc_get_status()958 if (ep_ctrl & DXEPCTL_EPENA) in dwc2_udc_ep_set_stall()
505 #define DXEPCTL_EPENA BIT(31) macro
Completed in 20 milliseconds