Home
last modified time | relevance | path

Searched refs:MR2_REG (Results 1 – 4 of 4) sorted by relevance

/drivers/ddr/marvell/a38x/
A Dmv_ddr_regs.h369 #define MR2_REG 0x15d8 macro
A Dddr3_training.c202 {MRS2_CMD, MR2_REG},
585 MR2_REG, data_value, in hws_ddr3_tip_init_controller()
1588 if_id, MR2_REG, in ddr3_tip_freq_set()
/drivers/ddr/marvell/a38x/old/
A Dddr3_training_ip_flow.h140 #define MR2_REG 0x15d8 macro
A Dddr3_training.c545 MR2_REG, data_value, in hws_ddr3_tip_init_controller()
1532 if_id, MR2_REG, in ddr3_tip_freq_set()
1565 0, MR2_REG, val, (0x7 << 3))); in ddr3_tip_freq_set()
1719 MR2_REG, mode_info->reg_mr2, MASK_ALL_BITS); in hws_ddr3_tip_mode_read()
1811 reg = (cmd == MRS1_CMD) ? MR1_REG : MR2_REG; in ddr3_tip_write_mrs_cmd()

Completed in 18 milliseconds