| /drivers/clk/renesas/ |
| A D | rcar-gen3-cpg.h | 59 #define DEF_GEN3_SDH(_name, _id, _parent, _offset) \ argument
60 DEF_BASE(_name, _id, CLK_TYPE_GEN3_SDH, _parent, .offset = _offset)
62 #define DEF_GEN3_SD(_name, _id, _parent, _offset) \ argument
63 DEF_BASE(_name, _id, CLK_TYPE_GEN3_SD, _parent, .offset = _offset)
82 #define DEF_GEN3_Z(_name, _id, _type, _parent, _div, _offset) \ argument
83 DEF_BASE(_name, _id, _type, _parent, .div = _div, .offset = _offset)
93 #define DEF_GEN4_SDH(_name, _id, _parent, _offset) \ argument
94 DEF_BASE(_name, _id, CLK_TYPE_GEN4_SDH, _parent, .offset = _offset)
96 #define DEF_GEN4_SD(_name, _id, _parent, _offset) \ argument
97 DEF_BASE(_name, _id, CLK_TYPE_GEN4_SD, _parent, .offset = _offset)
[all …]
|
| A D | renesas-cpg-mssr.h | 88 #define DEF_DIV6P1(_name, _id, _parent, _offset) \ argument
89 DEF_BASE(_name, _id, CLK_TYPE_DIV6P1, _parent, .offset = _offset)
90 #define DEF_DIV6_RO(_name, _id, _parent, _offset, _div) \ argument
91 DEF_BASE(_name, _id, CLK_TYPE_DIV6_RO, _parent, .offset = _offset, .div = _div, .mult = 1)
|
| A D | r8a779a0-cpg-mssr.c | 54 #define DEF_PLL(_name, _id, _offset) \ argument
56 .offset = _offset)
|
| /drivers/usb/musb-new/ |
| A D | musb_regs.h | 267 #define MUSB_INDEXED_OFFSET(_epnum, _offset) \ argument
268 (0x10 + (_offset))
271 #define MUSB_FLAT_OFFSET(_epnum, _offset) \ argument
272 (0x100 + (0x10*(_epnum)) + (_offset))
277 #define MUSB_TUSB_OFFSET(_epnum, _offset) \ argument
278 (0x10 + _offset)
293 #define MUSB_BUSCTL_OFFSET(_epnum, _offset) \ argument
294 (0x80 + (8*(_epnum)) + (_offset))
357 #define MUSB_INDEXED_OFFSET(_epnum, _offset) (_offset) argument
371 #define MUSB_BUSCTL_OFFSET(_epnum, _offset) (_offset) argument
|
| /drivers/clk/sophgo/ |
| A D | clk-common.h | 28 #define CV1800B_CLK_REGBIT(_offset, _shift) \ argument
30 .offset = _offset, \
34 #define CV1800B_CLK_REGFIELD(_offset, _shift, _width) \ argument
36 .offset = _offset, \
|
| /drivers/reset/stm32/ |
| A D | stm32-reset-mp25.c | 18 #define RESET(id, _offset, _bit_idx, _set_clr) \ argument
20 .offset = (_offset), \
|
| /drivers/clk/stm32/ |
| A D | clk-stm32mp25.c | 105 #define MUX_CFG(id, src, _offset, _shift, _witdh)[id] = {\ argument
108 .reg_off = (_offset),\
254 #define GATE_CFG(id, _offset, _bit_idx, _offset_clr)[id] = {\ argument
255 .reg_off = (_offset),\
|
| A D | clk-stm32mp13.c | 149 #define MUX_CFG(id, src, _offset, _shift, _witdh) \ argument
153 .reg_off = (_offset), \
318 #define GATE_CFG(id, _offset, _bit_idx, _offset_clr) \ argument
320 .reg_off = (_offset), \
449 #define DIV_CFG(id, _offset, _shift, _width, _flags, _table) \ argument
451 .reg_off = _offset, \
529 #define SECF(_sec_id, _offset, _bit_idx) \ argument
531 .offset = _offset, \
|