Home
last modified time | relevance | path

Searched refs:cache (Results 1 – 18 of 18) sorted by relevance

/drivers/cache/
A DKconfig11 Enable driver model for cache controllers that are found on
17 tristate "PL310 cache driver"
21 This driver is for the PL310 cache controller commonly found on
26 bool "Andes L2 cache driver"
30 Support Andes L2 cache controller in AE350 platform.
32 device tree and enable L2 cache.
35 bool "Arteris Ncore cache coherent unit driver"
43 bool "SiFive composable cache"
46 This driver is for SiFive Composable L2/L3 cache. It enables cache
47 ways of composable cache.
[all …]
A DMakefile2 obj-$(CONFIG_$(PHASE_)CACHE) += cache-uclass.o
4 obj-$(CONFIG_L2X0_CACHE) += cache-l2x0.o
5 obj-$(CONFIG_NCORE_CACHE) += cache-ncore.o
6 obj-$(CONFIG_ANDES_L2_CACHE) += cache-andes-l2.o
7 obj-$(CONFIG_SIFIVE_CCACHE) += cache-sifive-ccache.o
8 obj-$(CONFIG_SIFIVE_PL2) += cache-sifive-pl2.o
A Dcache-uclass.c41 UCLASS_DRIVER(cache) = {
/drivers/block/
A Dblkcache.c22 char *cache; member
61 const char *src = node->cache + (start - node->start) * blksz; in blkcache_read()
98 free(node->cache); in blkcache_fill()
99 node->cache = 0; in blkcache_fill()
105 node->cache = 0; in blkcache_fill()
108 if (!node->cache) { in blkcache_fill()
109 node->cache = malloc(bytes); in blkcache_fill()
110 if (!node->cache) { in blkcache_fill()
124 memcpy(node->cache, buffer, bytes); in blkcache_fill()
139 free(node->cache); in blkcache_invalidate()
A DKconfig58 bool "Use block device cache"
62 This option enables a disk-block cache for all block devices.
86 bool "Use block device cache in SPL"
89 This option enables the disk-block cache in SPL
92 bool "Use block device cache in TPL"
95 This option enables the disk-block cache in TPL
/drivers/mtd/nand/
A Dbbt.c35 nand->bbt.cache = kzalloc(nwords, GFP_KERNEL); in nanddev_bbt_init()
36 if (!nand->bbt.cache) in nanddev_bbt_init()
51 kfree(nand->bbt.cache); in nanddev_bbt_cleanup()
82 unsigned long *pos = nand->bbt.cache + in nanddev_bbt_get_block_status()
115 unsigned long *pos = nand->bbt.cache + in nanddev_bbt_set_block_status()
/drivers/mtd/nand/raw/atmel/
A Dpmecc.c155 struct atmel_pmecc_user_conf_cache cache; member
385 user->cache.cfg = PMECC_CFG_BCH_STRENGTH(strength) | in atmel_pmecc_create_user()
389 user->cache.cfg |= PMECC_CFG_SECTOR1024; in atmel_pmecc_create_user()
391 user->cache.sarea = req->oobsize - 1; in atmel_pmecc_create_user()
392 user->cache.saddr = req->ecc.ooboffset; in atmel_pmecc_create_user()
393 user->cache.eaddr = req->ecc.ooboffset + req->ecc.bytes - 1; in atmel_pmecc_create_user()
409 return strengths[user->cache.cfg & PMECC_CFG_BCH_STRENGTH_MASK]; in get_strength()
414 return user->cache.cfg & PMECC_CFG_SECTOR1024 ? 1024 : 512; in get_sectorsize()
772 cfg = user->cache.cfg; in atmel_pmecc_enable()
779 writel(user->cache.sarea, pmecc->regs.base + ATMEL_PMECC_SAREA); in atmel_pmecc_enable()
[all …]
/drivers/spi/
A Dmtk_snfi_spi.c164 static void mtk_snfi_copy_from_gpram(struct mtk_snfi_priv *priv, u8 *cache, in mtk_snfi_copy_from_gpram() argument
168 u32 *buff = (u32 *)cache; in mtk_snfi_copy_from_gpram()
191 memcpy(data, cache + off, len); in mtk_snfi_copy_from_gpram()
/drivers/soc/qcom/
A Drpmh-internal.h81 struct list_head cache; member
A Drpmh-rsc.c521 INIT_LIST_HEAD(&drv->client.cache); in rpmh_rsc_probe()
/drivers/
A DMakefile8 obj-$(CONFIG_$(PHASE_)CACHE) += cache/
90 obj-y += cache/
A DKconfig23 source "drivers/cache/Kconfig"
/drivers/sysinfo/
A Dsmbios.c18 .cache = &cache_info[0],
184 struct cache_info *pcache = plat->cache + level; in sysinfo_plat_probe()
/drivers/clk/
A Dclk_versaclock.c233 unsigned char cache; in vc5_update_bits() local
235 ret = dm_i2c_read(dev, reg, &cache, 1); in vc5_update_bits()
239 cache &= ~mask; in vc5_update_bits()
240 cache |= mask & src; in vc5_update_bits()
241 ret = dm_i2c_write(dev, reg, (uchar *)&cache, 1); in vc5_update_bits()
/drivers/net/
A Drtl8169.c320 #warning cache-line size is larger than descriptor size
/drivers/mmc/
A DKconfig547 SRAM which is the L2 cache locked to memory. When the MMC buffers
549 write into this L2 cache memory.
/drivers/core/
A DKconfig474 to/from DMA regions while managing cache operations.
/drivers/video/
A DKconfig273 is visible. This may flush the CPU cache or perhaps copy the

Completed in 54 milliseconds