| /drivers/mtd/spi/ |
| A D | sf_dataflash.c | 138 memset(dataflash->command, 0 , sizeof(dataflash->command)); in spi_dataflash_erase() 139 command = dataflash->command; in spi_dataflash_erase() 180 command[0], command[1], command[2], command[3], in spi_dataflash_erase() 229 memset(dataflash->command, 0 , sizeof(dataflash->command)); in spi_dataflash_read() 230 command = dataflash->command; in spi_dataflash_read() 234 command[0], command[1], command[2], command[3]); in spi_dataflash_read() 287 memset(dataflash->command, 0 , sizeof(dataflash->command)); in spi_dataflash_write() 288 command = dataflash->command; in spi_dataflash_write() 335 command[0], command[1], command[2], command[3]); in spi_dataflash_write() 361 command[0], command[1], command[2], command[3]); in spi_dataflash_write() [all …]
|
| /drivers/video/bridge/ |
| A D | ssd2825.c | 138 u8 command[2]; in ssd2825_spi_write() local 142 command[1] = reg; in ssd2825_spi_write() 156 command[1] = cmd1; in ssd2825_spi_write() 161 command[1] = cmd2; in ssd2825_spi_write() 174 command[1] = data; in ssd2825_spi_write() 185 u8 command[2]; in ssd2825_spi_read() local 189 dm_spi_xfer(dev, 9, &command, in ssd2825_spi_read() 194 dm_spi_xfer(dev, 9, &command, in ssd2825_spi_read() 198 command[1] = 0; in ssd2825_spi_read() 203 command[1] = reg; in ssd2825_spi_read() [all …]
|
| /drivers/fastboot/ |
| A D | fb_command.c | 51 const char *command; member 55 .command = "getvar", 59 .command = "download", 63 .command = "flash", 67 .command = "erase", 71 .command = "boot", 75 .command = "continue", 79 .command = "reboot", 111 .command = "oem run", 123 .command = "UCmd", [all …]
|
| A D | Kconfig | 92 bool "Enable FASTBOOT FLASH command" 97 The fastboot protocol includes a "flash" command for writing 99 this to enable the "fastboot flash" command. 185 The "erase" command erase all the userdata. 224 bool "Enable the 'oem format' command" 229 partitions as required by the gpt command. 232 bool "Enable the 'oem partconf' command" 239 bool "Enable the 'oem bootbus' command" 246 bool "Enable the 'oem run' command" 254 bool "Enable the 'oem console' command" [all …]
|
| /drivers/spi/ |
| A D | tegra20_slink.c | 78 u32 command; /* SLINK_COMMAND_0 register */ member 170 setbits_le32(&priv->regs->command, in tegra30_spi_claim_bus() 173 clrbits_le32(&priv->regs->command, in tegra30_spi_claim_bus() 177 reg = readl(®s->command); in tegra30_spi_claim_bus() 179 writel(reg, ®s->command); in tegra30_spi_claim_bus() 201 setbits_le32(&priv->regs->command, SLINK_CMD_CS_VAL); in spi_cs_activate() 211 clrbits_le32(&priv->regs->command, SLINK_CMD_CS_VAL); in spi_cs_deactivate() 273 clrsetbits_le32(®s->command, SLINK_CMD_BIT_LENGTH_MASK, in tegra30_spi_xfer() 280 setbits_le32(®s->command, SLINK_CMD_GO); in tegra30_spi_xfer() 355 reg = readl(®s->command); in tegra30_spi_set_mode() [all …]
|
| A D | tegra20_sflash.c | 62 u32 command; /* SPI_COMMAND_0 register */ member 158 clrsetbits_le32(®s->command, SPI_CMD_ACTIVE_SCLK_MASK | in tegra20_sflash_claim_bus() 160 debug("%s: COMMAND = %08x\n", __func__, readl(®s->command)); in tegra20_sflash_claim_bus() 189 setbits_le32(&priv->regs->command, SPI_CMD_CS_VAL); in spi_cs_activate() 199 clrbits_le32(&priv->regs->command, SPI_CMD_CS_VAL); in spi_cs_deactivate() 231 reg = readl(®s->command); in tegra20_sflash_xfer() 233 writel(reg, ®s->command); in tegra20_sflash_xfer() 234 debug("spi_xfer: COMMAND = %08x\n", readl(®s->command)); in tegra20_sflash_xfer() 257 clrsetbits_le32(®s->command, SPI_CMD_BIT_LENGTH_MASK, in tegra20_sflash_xfer() 260 setbits_le32(®s->command, SPI_CMD_GO); in tegra20_sflash_xfer()
|
| /drivers/misc/imx_ele/ |
| A D | ele_api.c | 45 msg.command = ELE_RELEASE_RDC_REQ; in ele_release_rdc() 90 msg.command = ELE_OEM_CNTN_AUTH_REQ; in ele_auth_oem_ctnr() 148 msg.command = ELE_VERIFY_IMAGE_REQ; in ele_verify_image() 216 msg.command = ELE_READ_FUSE_REQ; in ele_read_common_fuse() 253 msg.command = ELE_WRITE_FUSE_REQ; in ele_write_fuse() 321 msg.command = ELE_READ_SHADOW_REQ; in ele_read_shadow_fuse() 456 msg.command = ELE_GET_INFO_REQ; in ele_get_info() 517 msg.command = ELE_ENABLE_RTC_REQ; in ele_release_m33_trout() 548 msg.command = ELE_GET_EVENTS_REQ; in ele_get_events() 587 msg.command = ELE_START_RNG; in ele_start_rng() [all …]
|
| /drivers/tpm/ |
| A D | tpm2_tis_sandbox.c | 224 switch (command) { in sandbox_tpm2_check_session() 231 command); in sandbox_tpm2_check_session() 258 if (command == TPM2_CC_PCR_EXTEND) in sandbox_tpm2_check_session() 266 if (command == TPM2_CC_CLEAR) { in sandbox_tpm2_check_session() 274 if (command == TPM2_CC_NV_READ || in sandbox_tpm2_check_session() 347 switch (command) { in sandbox_tpm2_check_readyness() 425 u32 length, command, rc = 0; in sandbox_tpm2_xfer() local 453 command = get_unaligned_be32(sent); in sandbox_tpm2_xfer() 454 sent += sizeof(command); in sandbox_tpm2_xfer() 467 switch (command) { in sandbox_tpm2_xfer() [all …]
|
| A D | Kconfig | 32 The usual tpm operations and the 'tpm' command can be used to talk 41 The usual tpm operations and the 'tpm' command can be used to talk 65 The usual tpm operations and the 'tpm' command can be used to talk 76 available using the 'tpm' command, too. 83 The usual tpm operations and the 'tpm' command can be used to talk 92 The usual tpm operations and the 'tpm' command can be used to talk 101 The functionality is available via the 'tpm' command as well. 109 The functionality is available via the 'tpm' command as well. 116 The functionality is available via the 'tpm' command as well. 184 The usual TPM operations and the 'tpm' command can be used to talk [all …]
|
| /drivers/crypto/fsl/ |
| A D | desc_constr.h | 133 static inline void append_cmd(u32 *desc, u32 command) in append_cmd() argument 137 *cmd = command; in append_cmd() 155 static inline u32 *write_cmd(u32 *desc, u32 command) in write_cmd() argument 157 *desc = command; in write_cmd() 163 u32 command) in append_cmd_ptr() argument 165 append_cmd(desc, command | len); in append_cmd_ptr() 171 unsigned int len, u32 command) in append_cmd_ptr_extlen() argument 173 append_cmd(desc, command); in append_cmd_ptr_extlen() 174 if (!(command & (SQIN_RTO | SQIN_PRE))) in append_cmd_ptr_extlen() 180 u32 command) in append_cmd_data() argument [all …]
|
| /drivers/mtd/nand/raw/ |
| A D | tegra_nand.c | 167 &info->reg->command); in read_byte() 194 &info->reg->command); in read_buf() 279 command = NAND_CMD_READ0; in nand_command() 298 switch (command) { in nand_command() 303 &info->reg->command); in nand_command() 309 &info->reg->command); in nand_command() 334 &info->reg->command); in nand_command() 343 &info->reg->command); in nand_command() 348 &info->reg->command); in nand_command() 443 reg_val = readl(®->command); in start_command() [all …]
|
| A D | pxa3xx_nand.c | 808 switch (command) { in prepare_start_command() 859 switch (command) { in prepare_set_command() 915 | command; in prepare_set_command() 955 | command; in prepare_set_command() 976 | command; in prepare_set_command() 986 | command; in prepare_set_command() 995 | command; in prepare_set_command() 1013 | command; in prepare_set_command() 1024 command); in prepare_set_command() 1120 switch (command) { in nand_cmdfunc_extended() [all …]
|
| A D | mxs_nand_spl.c | 20 static void mxs_nand_command(struct mtd_info *mtd, unsigned int command, in mxs_nand_command() argument 27 chip->cmd_ctrl(mtd, command, NAND_CLE); in mxs_nand_command() 33 !nand_opcode_8bits(command)) in mxs_nand_command() 42 if (command != NAND_CMD_READID && in mxs_nand_command() 43 command != NAND_CMD_PARAM) in mxs_nand_command() 55 if (command == NAND_CMD_READ0) { in mxs_nand_command() 58 } else if (command == NAND_CMD_RNDOUT) { in mxs_nand_command()
|
| A D | zynq_nand.c | 817 if (xnand->end_cmd == command) { in zynq_nand_cmd_function() 826 (command == NAND_CMD_READOOB)) { in zynq_nand_cmd_function() 828 command = NAND_CMD_READ0; in zynq_nand_cmd_function() 854 if (command == NAND_CMD_READ0 || in zynq_nand_cmd_function() 855 command == NAND_CMD_SEQIN) { in zynq_nand_cmd_function() 907 ((command == NAND_CMD_READ0) || in zynq_nand_cmd_function() 908 (command == NAND_CMD_SEQIN) || in zynq_nand_cmd_function() 910 (command == NAND_CMD_RNDIN))) in zynq_nand_cmd_function() 924 if ((command == NAND_CMD_READ0) || in zynq_nand_cmd_function() 925 (command == NAND_CMD_RESET) || in zynq_nand_cmd_function() [all …]
|
| A D | mt7621_nand_spl.c | 19 static void nand_command_lp(struct mtd_info *mtd, unsigned int command, in nand_command_lp() argument 25 chip->cmd_ctrl(mtd, command, NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE); in nand_command_lp() 34 if (command != NAND_CMD_READID) in nand_command_lp() 52 switch (command) { in nand_command_lp()
|
| /drivers/ddr/marvell/axp/ |
| A D | xor.c | 20 static int mv_xor_cmd_set(u32 chan, int command); 389 static int mv_xor_cmd_set(u32 chan, int command) in mv_xor_cmd_set() argument 403 if ((command == MV_START) && (state == MV_IDLE)) { in mv_xor_cmd_set() 409 else if ((command == MV_STOP) && (state == MV_ACTIVE)) { in mv_xor_cmd_set() 415 else if ((command == MV_PAUSED) && (state == MV_ACTIVE)) { in mv_xor_cmd_set() 421 else if ((command == MV_RESTART) && (state == MV_PAUSED)) { in mv_xor_cmd_set() 427 else if ((command == MV_STOP) && (state == MV_IDLE)) in mv_xor_cmd_set()
|
| /drivers/net/phy/ |
| A D | mv88e6352.c | 36 u16 command; in sw_wait_rdy() local 43 ret = miiphy_read(devname, phy_addr, COMMAND_REG, &command); in sw_wait_rdy() 53 } while (command & SMI_BUSY_MASK); in sw_wait_rdy() 62 u16 command; in sw_reg_read() local 68 command = SMI_HDR | SMIRD_OP | ((port&SMI_MASK) << PORT_SHIFT) | in sw_reg_read() 70 debug("%s: write to command: %#x\n", __func__, command); in sw_reg_read() 71 ret = miiphy_write(devname, phy_addr, COMMAND_REG, command); in sw_reg_read()
|
| /drivers/net/ |
| A D | eepro100.c | 141 u16 command; member 165 u16 command; member 223 writew(cpu_to_le16(command), addr + priv->iobase); in OUTW() 228 writel(cpu_to_le32(command), addr + priv->iobase); in OUTL() 580 cfg_cmd->command = cpu_to_le16(CFG_SYS_CMD_SUSPEND | in eepro100_init_common() 601 ias_cmd->command = cpu_to_le16(CFG_SYS_CMD_SUSPEND | in eepro100_init_common() 639 desc->command = cpu_to_le16(TXCB_CMD_TRANSMIT | TXCB_CMD_SF | in eepro100_send_common() 832 u16 command, status; in eepro100_probe() local 845 command = PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER; in eepro100_probe() 846 dm_pci_write_config16(dev, PCI_COMMAND, command); in eepro100_probe() [all …]
|
| A D | dc2114x.c | 131 static void dc2114x_outl(struct dc2114x_priv *priv, u32 command, u32 addr) in dc2114x_outl() argument 133 writel(cpu_to_le32(command), priv->iobase + addr); in dc2114x_outl() 174 static void sendto_srom(struct dc2114x_priv *priv, u_int command, u_long addr) in sendto_srom() argument 176 dc2114x_outl(priv, command, addr); in sendto_srom() 622 u16 command, status; in dc2114x_probe() local 631 command = PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER; in dc2114x_probe() 632 dm_pci_write_config16(dev, PCI_COMMAND, command); in dc2114x_probe() 634 if ((status & command) != command) { in dc2114x_probe()
|
| /drivers/ddr/marvell/a38x/ |
| A D | xor.c | 290 int mv_xor_command_set(u32 chan, enum mv_command command) in mv_xor_command_set() argument 303 if ((command == MV_START) && (state == MV_IDLE)) { in mv_xor_command_set() 309 } else if ((command == MV_STOP) && (state == MV_ACTIVE)) { in mv_xor_command_set() 315 } else if (((enum mv_state)command == MV_PAUSED) && in mv_xor_command_set() 322 } else if ((command == MV_RESTART) && (state == MV_PAUSED)) { in mv_xor_command_set() 328 } else if ((command == MV_STOP) && (state == MV_IDLE)) { in mv_xor_command_set()
|
| /drivers/demo/ |
| A D | Kconfig | 9 the 'demo' command or by calling the uclass functions from your 17 a message when the 'demo hello' command is executed which targets 26 a shape when the 'demo hello' command is executed which targets
|
| /drivers/i2c/muxes/ |
| A D | pca9541.c | 81 u8 command, u8 val) in pca9541_reg_write() argument 83 return dm_i2c_write(mux, command, &val, 1); in pca9541_reg_write() 87 u8 command) in pca9541_reg_read() argument 92 ret = dm_i2c_read(mux, command, &byte, 1); in pca9541_reg_read()
|
| /drivers/mtd/onenand/ |
| A D | onenand_base.c | 1049 this->command(mtd, readcmd, from, mtd->oobsize); in onenand_read_oob_nolock() 1247 this->command(mtd, readcmd, from, mtd->oobsize); in onenand_bbt_read_oob() 1296 this->command(mtd, readcmd, to, mtd->oobsize); in onenand_verify_oob() 1606 this->command(mtd, oobcmd, to, mtd->oobsize); in onenand_write_oob_nolock() 1965 this->command(mtd, cmd, 0, 0); in onenand_do_lock_cmd() 1996 this->command(mtd, ONENAND_CMD_UNLOCK, 0, 0); in onenand_do_lock_cmd() 2288 this->command(mtd, ONENAND_CMD_RESET, 0, 0); in flexonenand_get_boundary() 2488 this->command(mtd, ONENAND_CMD_ERASE, addr, 0); in flexonenand_set_boundary() 2497 this->command(mtd, ONENAND_CMD_PROG, addr, 0); in flexonenand_set_boundary() 2686 if (!this->command) in onenand_scan() [all …]
|
| /drivers/power/acpi_pmc/ |
| A D | pmc_emul.c | 22 u16 command; member 53 *valuep = plat->command; in sandbox_pmc_emul_read_config() 106 plat->command = value; in sandbox_pmc_emul_write_config()
|
| /drivers/misc/ |
| A D | p2sb_emul.c | 25 u16 command; member 58 *valuep = plat->command; in sandbox_p2sb_emul_read_config() 111 plat->command = value; in sandbox_p2sb_emul_write_config()
|