| /drivers/usb/gadget/ |
| A D | f_mass_storage.c | 478 common->ep0->driver_data = common; in ep0_queue() 1687 common->residue = common->data_size; in check_command() 1729 if (common->lun < common->nluns) { in check_command() 1730 curlun = &common->luns[common->lun]; in check_command() 1776 common->data_size_from_cmnd <<= common->luns[common->lun].blkbits; in check_command_size_in_blocks() 1902 if (!common->luns[common->lun].cdrom) in do_scsi_command() 1914 if (!common->luns[common->lun].cdrom) in do_scsi_command() 2056 struct fsg_common *common = fsg->common; in received_cbw() local 2455 common = calloc(sizeof(*common), 1); in fsg_common_init() 2460 memset(common, 0, sizeof(*common)); in fsg_common_init() [all …]
|
| /drivers/clk/thead/ |
| A D | clk-th1520-ap.c | 106 return container_of(common, struct ccu_mux, common); in clk_to_ccu_mux() 113 return container_of(common, struct ccu_pll, common); in clk_to_ccu_pll() 134 clrsetbits_le32(common->reg + common->cfg0, in ccu_set_parent_helper() 146 clrsetbits_le32(common->reg + common->cfg0, in ccu_disable_helper() 158 val = readl(common->reg + common->cfg0); in ccu_enable_helper() 183 val = readl(cd->common.reg + cd->common.cfg0); in ccu_div_get_rate() 194 u32 val = readl(cd->common.reg + cd->common.cfg0); in ccu_div_get_parent() 248 cfg0 = readl(pll->common.reg + pll->common.cfg0); in th1520_pll_vco_recalc_rate() 249 cfg1 = readl(pll->common.reg + pll->common.cfg1); in th1520_pll_vco_recalc_rate() 856 common->clk.id = common->clkid; in th1520_clk_probe() [all …]
|
| /drivers/adc/ |
| A D | stm32-adc-core.c | 69 if (!clk_valid(&common->bclk)) { in stm32h7_adc_clk_sel() 79 if (clk_valid(&common->aclk)) { in stm32h7_adc_clk_sel() 127 common->rate = rate / div; in stm32h7_adc_clk_sel() 147 if (!common->base) { in stm32_adc_core_probe() 163 common->vref_uv = ret; in stm32_adc_core_probe() 167 ret = clk_enable(&common->aclk); in stm32_adc_core_probe() 176 ret = clk_enable(&common->bclk); in stm32_adc_core_probe() 190 if (clk_valid(&common->bclk)) in stm32_adc_core_probe() 191 clk_disable(&common->bclk); in stm32_adc_core_probe() 194 if (clk_valid(&common->aclk)) in stm32_adc_core_probe() [all …]
|
| A D | stm32-adc.c | 81 struct stm32_adc_common *common = dev_get_priv(dev_get_parent(dev)); in stm32_adc_exit_pwr_down() local 94 if (common->rate > STM32H7_BOOST_CLKRATE) in stm32_adc_exit_pwr_down() 358 struct stm32_adc_common *common = dev_get_priv(dev_get_parent(dev)); in stm32_adc_probe() local 367 adc->regs = common->base + offset; in stm32_adc_probe() 371 uc_pdata->vdd_supply = common->vref; in stm32_adc_probe() 372 uc_pdata->vdd_microvolts = common->vref_uv; in stm32_adc_probe()
|
| A D | Kconfig | 70 - common registers area. 72 - core driver to deal with common resources
|
| /drivers/net/ti/ |
| A D | am65-cpsw-nuss.c | 330 if (common->started) in am65_cpsw_start() 345 common->rx_next = 0; in am65_cpsw_start() 346 common->rx_pend = 0; in am65_cpsw_start() 347 ret = dma_get_by_name(common->dev, "tx0", &common->dma_tx); in am65_cpsw_start() 352 ret = dma_get_by_name(common->dev, "rx", &common->dma_rx); in am65_cpsw_start() 459 common->started = true; in am65_cpsw_start() 499 if (!common->started) in am65_cpsw_send() 518 if (!common->started) in am65_cpsw_recv() 539 common->rx_next++; in am65_cpsw_free_pkt() 551 if (!common->started) in am65_cpsw_stop() [all …]
|
| A D | Makefile | 5 obj-$(CONFIG_DRIVER_TI_CPSW) += cpsw.o cpsw-common.o cpsw_mdio.o
|
| /drivers/clk/sunxi/ |
| A D | Kconfig | 8 This enables support for common clock driver API on Allwinner 17 This enables common clock driver support for platforms based 24 This enables common clock driver support for platforms based 31 This enables common clock driver support for platforms based 38 This enables common clock driver support for platforms based 45 This enables common clock driver support for the PRCM 52 This enables common clock driver support for platforms based 59 This enables common clock driver support for platforms based 66 This enables common clock driver support for platforms based 108 This enables common clock driver support for the PRCM [all …]
|
| /drivers/net/phy/ |
| A D | ncsi.c | 189 if (hdr->common.revision != 1) { in ncsi_validate_rsp() 191 hdr->common.type, hdr->common.revision); in ncsi_validate_rsp() 205 hdr->common.type, hdr->common.length); in ncsi_validate_rsp() 216 hdr->common.type); in ncsi_validate_rsp() 596 if (hdr->common.revision != 1) { in ncsi_handle_aen() 598 hdr->common.type, hdr->common.revision); in ncsi_handle_aen() 604 hdr->common.type, hdr->common.length); in ncsi_handle_aen() 614 hdr->common.type); in ncsi_handle_aen() 654 switch (nh->common.type) { in ncsi_receive() 701 nh->common.type); in ncsi_receive() [all …]
|
| /drivers/virtio/ |
| A D | virtio_pci_modern.c | 102 struct virtio_pci_common_cfg __iomem *common; member 203 *status = ioread8(&priv->common->device_status); in virtio_pci_get_status() 215 iowrite8(status, &priv->common->device_status); in virtio_pci_set_status() 311 iowrite16(index, &priv->common->queue_select); in virtio_pci_del_vq() 314 iowrite16(0, &priv->common->queue_enable); in virtio_pci_del_vq() 351 iowrite8(0, &priv->common->device_status); in virtio_pci_reset() 359 while (ioread8(&priv->common->device_status)) in virtio_pci_reset() 493 int common, notify, device; in virtio_pci_probe() local 513 if (!common) { in virtio_pci_probe() 529 common, notify); in virtio_pci_probe() [all …]
|
| /drivers/clk/exynos/ |
| A D | Kconfig | 5 This enables support for common clock driver API on Samsung 15 This enables common clock driver support for platforms based 22 This enables common clock driver support for platforms based
|
| /drivers/clk/renesas/ |
| A D | r9a07g044-cpg.c | 48 struct cpg_core_clk common[56]; member 50 .common = { 124 struct rzg2l_mod_clk common[79]; member 126 .common = { 354 .core_clks = core_clks.common, 355 .num_core_clks = ARRAY_SIZE(core_clks.common), 358 .mod_clks = mod_clks.common, 359 .num_mod_clks = ARRAY_SIZE(mod_clks.common),
|
| /drivers/power/regulator/ |
| A D | gpio-regulator.c | 22 struct regulator_common_plat common; member 77 return regulator_common_of_to_plat(dev, &plat->common, "enable-gpios"); in gpio_regulator_of_to_plat() 131 return regulator_common_get_enable(dev, &plat->common); in gpio_regulator_get_enable() 137 return regulator_common_set_enable(dev, &plat->common, enable); in gpio_regulator_set_enable()
|
| /drivers/pinctrl/renesas/ |
| A D | rzg2l-pfc.c | 215 struct rzg2l_dedicated_configs common[35]; member 218 .common = { 330 if (selector >= ARRAY_SIZE(rzg2l_dedicated_pins.common)) { in rzg2l_get_pin_name() 331 unsigned int u = selector - ARRAY_SIZE(rzg2l_dedicated_pins.common); in rzg2l_get_pin_name() 334 return rzg2l_dedicated_pins.common[selector].name; in rzg2l_get_pin_name() 371 if (pin_selector >= ARRAY_SIZE(rzg2l_dedicated_pins.common)) { in rzg2l_pinconf_set() 372 pin_selector -= ARRAY_SIZE(rzg2l_dedicated_pins.common); in rzg2l_pinconf_set() 375 dedicated_config = &rzg2l_dedicated_pins.common[pin_selector]; in rzg2l_pinconf_set() 600 .num_dedicated_pins = ARRAY_SIZE(rzg2l_dedicated_pins.common) +
|
| /drivers/ram/rockchip/ |
| A D | Kconfig | 9 bool "Enable rockchip sdram common driver" 12 This enable sdram common driver
|
| /drivers/fpga/ |
| A D | Kconfig | 17 bool "Enable Gen5 and Arria10 common FPGA drivers" 21 Say Y here to enable the Gen5 and Arria10 common FPGA driver 23 This provides common functionality for Gen5 and Arria10 devices. 49 This provides common functionality for Altera Cyclone II devices. 60 This provides common functionality for Intel FPGA devices.
|
| /drivers/usb/gadget/rcar/ |
| A D | Makefile | 4 common.o \
|
| /drivers/pinctrl/mtmips/ |
| A D | Makefile | 4 obj-$(CONFIG_PINCTRL_MTMIPS) += pinctrl-mtmips-common.o
|
| /drivers/pinctrl/mscc/ |
| A D | Makefile | 3 obj-y += mscc-common.o
|
| /drivers/ddr/fsl/ |
| A D | Kconfig | 188 This is common with soldered DDR chips onboard without SPD. DDR raw 297 bool "Do not have a TLB entry to cover common DDR init with serial presence detect (SPD)" 300 bool "Do not have a TLB entry to cover common DDR init with SPD in SPL" 303 bool "Do not have a TLB entry to cover common DDR init with SPD in TPL"
|
| /drivers/nvme/ |
| A D | nvme_apple.c | 120 tcb->opcode = cmd->common.opcode; in apple_nvme_submit_cmd() 124 tcb->prp1 = cmd->common.prp1; in apple_nvme_submit_cmd() 125 tcb->prp2 = cmd->common.prp2; in apple_nvme_submit_cmd()
|
| /drivers/mmc/ |
| A D | Makefile | 82 obj-$(CONFIG_MMC_UNIPHIER) += tmio-common.o uniphier-sd.o 83 obj-$(CONFIG_RENESAS_SDHI) += tmio-common.o renesas-sdhi.o
|
| /drivers/usb/common/ |
| A D | Makefile | 6 obj-$(CONFIG_$(PHASE_)DM_USB) += common.o
|
| /drivers/pinctrl/mediatek/ |
| A D | Makefile | 3 obj-$(CONFIG_PINCTRL_MTK) += pinctrl-mtk-common.o
|
| /drivers/pinctrl/tegra/ |
| A D | Makefile | 10 obj-y += pinmux-common.o
|