Home
last modified time | relevance | path

Searched refs:hose (Results 1 – 25 of 29) sorted by relevance

12

/drivers/pci/
A Dpci_auto_common.c87 hose->pci_io = NULL; in pciauto_config_init()
88 hose->pci_mem = NULL; in pciauto_config_init()
94 if (!hose->pci_io || in pciauto_config_init()
95 hose->pci_io->size < hose->regions[i].size) in pciauto_config_init()
96 hose->pci_io = hose->regions + i; in pciauto_config_init()
100 hose->pci_mem->size < hose->regions[i].size) in pciauto_config_init()
101 hose->pci_mem = hose->regions + i; in pciauto_config_init()
105 hose->pci_prefetch->size < hose->regions[i].size) in pciauto_config_init()
106 hose->pci_prefetch = hose->regions + i; in pciauto_config_init()
111 if (hose->pci_mem) in pciauto_config_init()
[all …]
A Dpci_common.c86 if (dev == PCI_BDF(hose->first_busno, 0, 0)) { in pci_skip_dev()
136 pci_hose_read_config_dword(hose, dev, bar, &addr); in pci_read_bar32()
152 for (i = 0; i < hose->region_count; i++) { in __pci_hose_bus_to_phys()
153 res = &hose->regions[i]; in __pci_hose_bus_to_phys()
178 if (!hose) { in pci_hose_bus_to_phys()
188 ret = __pci_hose_bus_to_phys(hose, bus_addr, in pci_hose_bus_to_phys()
212 for (i = 0; i < hose->region_count; i++) { in __pci_hose_phys_to_bus()
213 res = &hose->regions[i]; in __pci_hose_phys_to_bus()
247 if (!hose) { in pci_hose_phys_to_bus()
257 ret = __pci_hose_phys_to_bus(hose, phys_addr, in pci_hose_phys_to_bus()
[all …]
A Dpci_octeontx.c104 struct pci_controller *hose = dev_get_uclass_priv(bus); in octeontx_ecam_read_config() local
122 struct pci_controller *hose = dev_get_uclass_priv(bus); in octeontx_ecam_write_config() local
140 struct pci_controller *hose = dev_get_uclass_priv(bus); in octeontx_pem_read_config() local
143 u8 pri_bus = pcie->bus.start + 1 - hose->first_busno; in octeontx_pem_read_config()
151 address = PCIE_ECAM_OFFSET(PCI_BUS(bdf) + 1 - hose->first_busno, in octeontx_pem_read_config()
170 struct pci_controller *hose = dev_get_uclass_priv(bus); in octeontx_pem_write_config() local
173 u8 pri_bus = pcie->bus.start + 1 - hose->first_busno; in octeontx_pem_write_config()
176 address = PCIE_ECAM_OFFSET(PCI_BUS(bdf) + 1 - hose->first_busno, in octeontx_pem_write_config()
203 struct pci_controller *hose = dev_get_uclass_priv(bus); in octeontx2_pem_read_config() local
211 address = PCIE_ECAM_OFFSET(PCI_BUS(bdf) + 1 - hose->first_busno, in octeontx2_pem_read_config()
[all …]
A Dpci-rcar-gen3.c330 struct pci_controller *hose = dev_get_uclass_priv(dev); in rcar_gen3_pcie_probe() local
343 for (i = 0; i < hose->region_count; i++) { in rcar_gen3_pcie_probe()
344 if (hose->regions[i].flags != PCI_REGION_SYS_MEMORY) in rcar_gen3_pcie_probe()
347 if (hose->regions[i].phys_start == 0) in rcar_gen3_pcie_probe()
352 writel(rounddown_pow_of_two(hose->regions[i].phys_start), in rcar_gen3_pcie_probe()
368 for (i = 0, cnt = 0; i < hose->region_count; i++) { in rcar_gen3_pcie_probe()
369 if (hose->regions[i].flags == PCI_REGION_SYS_MEMORY) in rcar_gen3_pcie_probe()
373 writel((hose->regions[i].size - 1) & ~0x7f, in rcar_gen3_pcie_probe()
375 writel(upper_32_bits(hose->regions[i].phys_start), in rcar_gen3_pcie_probe()
377 writel(lower_32_bits(hose->regions[i].phys_start), in rcar_gen3_pcie_probe()
[all …]
A Dpcie_dw_common.c368 struct pci_controller *hose = dev_get_uclass_priv(ctlr); in pcie_dw_setup_host() local
403 for (ret = 0; ret < hose->region_count; ret++) { in pcie_dw_setup_host()
404 if (hose->regions[ret].flags == PCI_REGION_IO) { in pcie_dw_setup_host()
405 pci->io.phys_start = hose->regions[ret].phys_start; /* IO base */ in pcie_dw_setup_host()
406 pci->io.bus_start = hose->regions[ret].bus_start; /* IO_bus_addr */ in pcie_dw_setup_host()
407 pci->io.size = hose->regions[ret].size; /* IO size */ in pcie_dw_setup_host()
408 } else if (hose->regions[ret].flags == PCI_REGION_MEM) { in pcie_dw_setup_host()
409 pci->mem.phys_start = hose->regions[ret].phys_start; /* MEM base */ in pcie_dw_setup_host()
411 pci->mem.size = hose->regions[ret].size; /* MEM size */ in pcie_dw_setup_host()
412 } else if (hose->regions[ret].flags == PCI_REGION_PREFETCH) { in pcie_dw_setup_host()
[all …]
A Dpci-uclass.c561 pciauto_config_init(hose); in pci_auto_config_devices()
586 hose->last_busno = sub_bus; in pci_auto_config_devices()
1014 hose->region_count = 0; in decode_regions()
1022 if (!hose->regions) in decode_regions()
1100 pci_set_region(hose->regions + hose->region_count++, in decode_regions()
1111 struct pci_controller *hose; in pci_uclass_pre_probe() local
1134 hose->ctlr = bus; in pci_uclass_pre_probe()
1146 hose->bus = bus; in pci_uclass_pre_probe()
1382 *iop = hose->regions + i; in pci_get_regions()
1444 res = &hose->regions[i]; in dm_pci_bus_to_phys()
[all …]
A Dpcie_starfive_jh7110.c56 struct pci_controller *hose = dev_get_uclass_priv(ctlr); in starfive_pcie_atr_init() local
73 for (i = 0; i < hose->region_count; i++) { in starfive_pcie_atr_init()
74 if (hose->regions[i].flags == PCI_REGION_SYS_MEMORY) in starfive_pcie_atr_init()
78 if (hose->regions[i].bus_start != in starfive_pcie_atr_init()
79 hose->regions[i].phys_start) in starfive_pcie_atr_init()
83 hose->regions[i].phys_start, in starfive_pcie_atr_init()
84 hose->regions[i].bus_start, in starfive_pcie_atr_init()
85 hose->regions[i].size, in starfive_pcie_atr_init()
A Dpcie_fsl_fixup.c18 struct pci_controller *hose = dev_get_uclass_priv(pcie->bus); in ft_fsl_pcie_setup() local
30 if (!hose || !pcie->enabled) in ft_fsl_pcie_setup()
33 fdt_pci_dma_ranges(blob, off, hose); in ft_fsl_pcie_setup()
A Dpcie_uniphier.c268 struct pci_controller *hose) in uniphier_pcie_setup_rc() argument
271 priv->io.phys_start = hose->regions[0].phys_start; /* IO base */ in uniphier_pcie_setup_rc()
272 priv->io.bus_start = hose->regions[0].bus_start; /* IO_bus_addr */ in uniphier_pcie_setup_rc()
273 priv->io.size = hose->regions[0].size; /* IO size */ in uniphier_pcie_setup_rc()
274 priv->mem.phys_start = hose->regions[1].phys_start; /* MEM base */ in uniphier_pcie_setup_rc()
275 priv->mem.bus_start = hose->regions[1].bus_start; /* MEM_bus_addr */ in uniphier_pcie_setup_rc()
276 priv->mem.size = hose->regions[1].size; /* MEM size */ in uniphier_pcie_setup_rc()
293 struct pci_controller *hose = dev_get_uclass_priv(ctlr); in uniphier_pcie_probe() local
334 uniphier_pcie_setup_rc(priv, hose); in uniphier_pcie_probe()
341 pcie_dw_get_link_width(priv), hose->first_busno); in uniphier_pcie_probe()
A Dpcie_dw_mvebu.c485 struct pci_controller *hose = dev_get_uclass_priv(ctlr); in pcie_dw_mvebu_probe() local
517 hose->first_busno); in pcie_dw_mvebu_probe()
520 pcie->region_count = hose->region_count - CONFIG_NR_DRAM_BANKS; in pcie_dw_mvebu_probe()
525 pcie->io.phys_start = hose->regions[0].phys_start; in pcie_dw_mvebu_probe()
527 pcie->io.bus_start = hose->regions[0].bus_start; in pcie_dw_mvebu_probe()
529 pcie->io.size = hose->regions[0].size; in pcie_dw_mvebu_probe()
533 pcie->mem.phys_start = hose->regions[pcie->region_count - 1].phys_start; in pcie_dw_mvebu_probe()
535 pcie->mem.bus_start = hose->regions[pcie->region_count - 1].bus_start; in pcie_dw_mvebu_probe()
537 pcie->mem.size = hose->regions[pcie->region_count - 1].size; in pcie_dw_mvebu_probe()
A Dpci_msc01.c18 struct pci_controller hose; member
23 hose_to_msc01(struct pci_controller *hose) in hose_to_msc01() argument
25 return container_of(hose, struct msc01_pci_controller, hose); in hose_to_msc01()
A Dpcie_octeon.c45 struct pci_controller *hose = dev_get_uclass_priv(bus); in pcie_octeon_write_config() local
54 busno = PCI_BUS(bdf) - hose->first_busno + 1; in pcie_octeon_write_config()
81 struct pci_controller *hose = dev_get_uclass_priv(bus); in pcie_octeon_read_config() local
86 busno = PCI_BUS(bdf) - hose->first_busno + 1; in pcie_octeon_read_config()
A Dpcie_ecam_synquacer.c549 struct pci_controller *hose = dev_get_uclass_priv(ctlr); in pci_synquacer_ecam_probe() local
555 pcie->io.phys_start = hose->regions[0].phys_start; /* IO base */ in pci_synquacer_ecam_probe()
556 pcie->io.bus_start = hose->regions[0].bus_start; /* IO_bus_addr */ in pci_synquacer_ecam_probe()
557 pcie->io.size = hose->regions[0].size; /* IO size */ in pci_synquacer_ecam_probe()
559 pcie->mem.phys_start = hose->regions[1].phys_start; /* MEM base */ in pci_synquacer_ecam_probe()
560 pcie->mem.bus_start = hose->regions[1].bus_start; /* MEM_bus_addr */ in pci_synquacer_ecam_probe()
561 pcie->mem.size = hose->regions[1].size; /* MEM size */ in pci_synquacer_ecam_probe()
563 pcie->mem64.phys_start = hose->regions[2].phys_start; /* MEM64 base */ in pci_synquacer_ecam_probe()
564 pcie->mem64.bus_start = hose->regions[2].bus_start; /* MEM64_bus_addr */ in pci_synquacer_ecam_probe()
565 pcie->mem64.size = hose->regions[2].size; /* MEM64 size */ in pci_synquacer_ecam_probe()
A Dpci_mvebu.c58 struct pci_controller hose; member
123 static inline struct mvebu_pcie *hose_to_pcie(struct pci_controller *hose) in hose_to_pcie() argument
125 return container_of(hose, struct mvebu_pcie, hose); in hose_to_pcie()
419 struct pci_controller *hose = dev_get_uclass_priv(ctlr); in mvebu_pcie_probe() local
524 pci_set_region(hose->regions + 0, pcie->mem.start, in mvebu_pcie_probe()
526 hose->region_count = 1; in mvebu_pcie_probe()
529 pci_set_region(hose->regions + hose->region_count, in mvebu_pcie_probe()
533 hose->region_count++; in mvebu_pcie_probe()
537 pci_set_region(hose->regions + hose->region_count, in mvebu_pcie_probe()
541 hose->region_count++; in mvebu_pcie_probe()
A Dpci_gt64120.c32 struct pci_controller hose; member
37 hose_to_gt64120(struct pci_controller *hose) in hose_to_gt64120() argument
39 return container_of(hose, struct gt64120_pci_controller, hose); in hose_to_gt64120()
A Dpcie_rockchip.c152 struct pci_controller *hose = dev_get_uclass_priv(ctlr); in rockchip_pcie_atr_init() local
164 for (i = 0; i < hose->region_count; i++) { in rockchip_pcie_atr_init()
165 if (hose->regions[i].flags == PCI_REGION_SYS_MEMORY) in rockchip_pcie_atr_init()
168 if (hose->regions[i].flags == PCI_REGION_IO) in rockchip_pcie_atr_init()
174 if (hose->regions[i].bus_start != in rockchip_pcie_atr_init()
175 hose->regions[i].phys_start) in rockchip_pcie_atr_init()
179 addr = hose->regions[i].bus_start; in rockchip_pcie_atr_init()
184 size = hose->regions[i].size; in rockchip_pcie_atr_init()
515 struct pci_controller *hose = dev_get_uclass_priv(ctlr); in rockchip_pcie_probe() local
534 dev_seq(dev), hose->first_busno); in rockchip_pcie_probe()
A Dpcie_iproc.c870 struct pci_controller *hose = dev_get_uclass_priv(bus); in iproc_pcie_map_ranges() local
873 for (i = 0; i < hose->region_count; i++) { in iproc_pcie_map_ranges()
874 if (hose->regions[i].flags == PCI_REGION_MEM || in iproc_pcie_map_ranges()
875 hose->regions[i].flags == PCI_REGION_PREFETCH) { in iproc_pcie_map_ranges()
877 i, &hose->regions[i].bus_start, in iproc_pcie_map_ranges()
878 &hose->regions[i].phys_start, in iproc_pcie_map_ranges()
879 hose->regions[i].size); in iproc_pcie_map_ranges()
881 hose->regions[i].phys_start, in iproc_pcie_map_ranges()
882 hose->regions[i].bus_start, in iproc_pcie_map_ranges()
883 hose->regions[i].size); in iproc_pcie_map_ranges()
A Dpcie_mediatek_gen3.c210 struct pci_controller *hose = dev_get_uclass_priv(ctlr); in mtk_pcie_startup_port() local
287 for (i = 0; i < hose->region_count; i++) { in mtk_pcie_startup_port()
288 struct pci_region *reg = &hose->regions[i]; in mtk_pcie_startup_port()
A Dpci_compat.c17 int pci_hose_##rw##_config_##name(struct pci_controller *hose, \
A Dpcie_dw_ti.c240 struct pci_controller *hose = dev_get_uclass_priv(ctlr); in pcie_dw_ti_probe() local
292 hose->first_busno); in pcie_dw_ti_probe()
A Dpci_auto.c579 dm_pciauto_setup_device(dev, 0, hose->pci_mem, in dm_pciauto_config_device()
580 hose->pci_prefetch, hose->pci_io); in dm_pciauto_config_device()
A Dpcie_brcmstb.c351 struct pci_controller *hose = dev_get_uclass_priv(ctlr); in brcm_pcie_probe() local
454 for (i = 0; i < hose->region_count; i++) { in brcm_pcie_probe()
455 struct pci_region *reg = &hose->regions[i]; in brcm_pcie_probe()
A Dpcie_dw_imx.c172 struct pci_controller *hose = dev_get_uclass_priv(ctlr); in pcie_dw_imx_probe() local
222 hose->first_busno); in pcie_dw_imx_probe()
A Dpcie_dw_meson.c401 struct pci_controller *hose = dev_get_uclass_priv(ctlr); in meson_pcie_probe() local
420 hose->first_busno); in meson_pcie_probe()
A Dpcie_dw_rockchip.c453 struct pci_controller *hose = dev_get_uclass_priv(ctlr); in rockchip_pcie_probe() local
470 hose->first_busno); in rockchip_pcie_probe()

Completed in 48 milliseconds

12