Home
last modified time | relevance | path

Searched refs:input_clk (Results 1 – 3 of 3) sorted by relevance

/drivers/i2c/
A Di2c-uniphier.c44 unsigned long input_clk; /* master clock (Hz) */ member
61 priv->input_clk = IOBUS_FREQ; in uniphier_i2c_probe()
187 writel((priv->input_clk / speed / 2 << 16) | (priv->input_clk / speed), in uniphier_i2c_set_bus_speed()
A Di2c-cdns.c165 static int cdns_i2c_calc_divs(unsigned long *f, unsigned long input_clk, in cdns_i2c_calc_divs() argument
173 temp = input_clk / (22 * fscl); in cdns_i2c_calc_divs()
184 div_b = DIV_ROUND_UP(input_clk, 22 * fscl * (div_a + 1)); in cdns_i2c_calc_divs()
190 actual_fscl = input_clk / (22 * (div_a + 1) * (div_b + 1)); in cdns_i2c_calc_divs()
/drivers/mmc/
A Ddavinci_mmc.c31 uint input_clk; /* Input clock to MMC controller */ member
58 sysclk2 = host->input_clk;
483 priv->input_clk = clk_get(DAVINCI_MMCSD_CLKID);

Completed in 13 milliseconds