Searched refs:pixel_clock (Results 1 – 4 of 4) sorted by relevance
238 uint pixel_clock) in meson_dw_hdmi_phy_setup_mode() argument240 pixel_clock = pixel_clock / 1000; in meson_dw_hdmi_phy_setup_mode()244 if (pixel_clock >= 371250) { in meson_dw_hdmi_phy_setup_mode()248 } else if (pixel_clock >= 297000) { in meson_dw_hdmi_phy_setup_mode()252 } else if (pixel_clock >= 148500) { in meson_dw_hdmi_phy_setup_mode()262 if (pixel_clock >= 371250) { in meson_dw_hdmi_phy_setup_mode()266 } else if (pixel_clock >= 297000) { in meson_dw_hdmi_phy_setup_mode()276 if (pixel_clock >= 371250) { in meson_dw_hdmi_phy_setup_mode()281 } else if (pixel_clock >= 297000) { in meson_dw_hdmi_phy_setup_mode()295 static int meson_dw_hdmi_phy_init(struct dw_hdmi *hdmi, uint pixel_clock) in meson_dw_hdmi_phy_init() argument[all …]
18 int phy_mipi_dphy_get_default_config(unsigned long pixel_clock, in phy_mipi_dphy_get_default_config() argument29 hs_clk_rate = pixel_clock * bpp; in phy_mipi_dphy_get_default_config()
207 unsigned long pixel_clock; in exynos_fimd_set_clock() local211 pixel_clock = priv->vl_freq * in exynos_fimd_set_clock()217 pixel_clock = priv->vl_freq * in exynos_fimd_set_clock()222 pixel_clock = priv->vl_freq * in exynos_fimd_set_clock()239 remainder = do_div(src_clock, pixel_clock); in exynos_fimd_set_clock()243 remainder_div = remainder / pixel_clock; in exynos_fimd_set_clock()
42 unsigned pixel_clock; /* Pixel clock in Hz */ member338 priv->scdiv = ((rate * 2 + priv->pixel_clock / 2) in tegra_display_probe()339 / priv->pixel_clock) - 2; in tegra_display_probe()353 if (priv->pixel_clock) in tegra_display_probe()638 priv->pixel_clock = timing->pixelclock.typ; in tegra_lcd_of_to_plat()
Completed in 21 milliseconds