Home
last modified time | relevance | path

Searched refs:sdr_ctrl (Results 1 – 3 of 3) sorted by relevance

/drivers/ddr/altera/
A Dsdram_gen5.c147 &sdr_ctrl->prot_rule_id); in sdram_set_rule()
152 &sdr_ctrl->prot_rule_data); in sdram_set_rule()
158 writel(0, &sdr_ctrl->prot_rule_rdwr); in sdram_set_rule()
179 id = readl(&sdr_ctrl->prot_rule_id); in sdram_get_rule()
207 sdram_set_rule(sdr_ctrl, &rule); in sdram_set_protection_config()
222 sdram_set_rule(sdr_ctrl, &rule); in sdram_set_protection_config()
238 sdram_get_rule(sdr_ctrl, &rule); in sdram_dump_protection_config()
351 writel(ctrl_cfg, &sdr_ctrl->ctrl_cfg); in sdr_load_regs()
463 sdr_load_regs(sdr_ctrl, cfg); in sdram_mmr_init_full()
513 temp = readl(&sdr_ctrl->dram_addrw); in sdram_calculate_size()
[all …]
A Dsequencer.h258 struct socfpga_sdr_ctrl sdr_ctrl; member
A Dsequencer.c32 static const struct socfpga_sdr_ctrl *sdr_ctrl = variable
3675 ctrl_cfg = readl(&sdr_ctrl->ctrl_cfg); in run_mem_calibrate()
3677 &sdr_ctrl->ctrl_cfg); in run_mem_calibrate()
3698 writel(ctrl_cfg, &sdr_ctrl->ctrl_cfg); in run_mem_calibrate()
3827 writel(reg, &sdr_ctrl->phy_ctrl0); in initialize_hps_phy()
3835 writel(reg, &sdr_ctrl->phy_ctrl1); in initialize_hps_phy()
3841 writel(reg, &sdr_ctrl->phy_ctrl2); in initialize_hps_phy()

Completed in 17 milliseconds