Searched refs:settings (Results 1 – 15 of 15) sorted by relevance
| /drivers/ram/sunxi/ |
| A D | Kconfig | 13 ODT EN value from vendor DRAM settings.
18 TPR0 value from vendor DRAM settings.
23 TPR11 value from vendor DRAM settings.
28 TPR12 value from vendor DRAM settings.
33 TPR13 value from vendor DRAM settings. It tells which features
|
| /drivers/pinctrl/mvebu/ |
| A D | pinctrl-armada-38x.c | 23 struct mvebu_mpp_ctrl_setting *settings; member
32 .settings = (struct mvebu_mpp_ctrl_setting[]){ \
474 if (armada_38x_mpp_modes[selector].settings[i].val == config) in armada_38x_pinctrl_get_pin_muxing()
479 func_name = armada_38x_mpp_modes[selector].settings[i].name; in armada_38x_pinctrl_get_pin_muxing()
480 sub_name = armada_38x_mpp_modes[selector].settings[i].subname; in armada_38x_pinctrl_get_pin_muxing()
501 if (strcmp(armada_38x_mpp_modes[pin_selector].settings[i].name, func_name) == 0) in armada_38x_pinctrl_pinmux_set()
508 if (!(info->variant & armada_38x_mpp_modes[pin_selector].settings[i].variant)) in armada_38x_pinctrl_pinmux_set()
512 config = armada_38x_mpp_modes[pin_selector].settings[i].val; in armada_38x_pinctrl_pinmux_set()
|
| /drivers/phy/ |
| A D | ti-pipe3-phy.c | 149 struct pipe3_settings settings; member
168 struct pipe3_settings settings; member
291 struct pipe3_settings *s = &phy->settings; in ti_pipe3_calibrate()
506 pipe3->settings = data->settings; in pipe3_phy_probe()
540 .settings = {
566 .settings = {
|
| /drivers/cache/ |
| A D | Kconfig | 14 configuring settings that be found from a device tree file.
22 ARMv7(32-bit) devices. The driver configures the cache settings
|
| /drivers/i3c/ |
| A D | Kconfig | 21 records the settings passed into it.
|
| /drivers/pinctrl/intel/ |
| A D | Kconfig | 30 Add support for Intel Apollo Lake pin-control and pin-mux settings.
|
| /drivers/tee/optee/ |
| A D | optee_smc.h | 190 unsigned long settings; member
|
| /drivers/clk/ |
| A D | Kconfig | 230 This clock driver adds support for clock realted settings for
256 This clock driver adds support for clock related settings for
264 This clock driver adds support for clock realted settings for
|
| /drivers/pwm/ |
| A D | Kconfig | 84 records the settings passed into it, but otherwise does nothing
|
| /drivers/ram/ |
| A D | Kconfig | 55 via device tree settings.
|
| /drivers/pinctrl/ |
| A D | Kconfig | 26 identifying peripheral devices, applying needed pinctrl settings.
225 and GPIO scheme. The settings for this come from an SoC-specific
|
| /drivers/misc/ |
| A D | Kconfig | 52 settings.
60 settings.
702 provides user a clean interface and all register settings are
|
| /drivers/ram/octeon/ |
| A D | octeon3_lmc.c | 66 int ecc_ena, int *settings, char *title);
1414 int dac_or_dbi, int *settings) in read_dac_dbi_settings() argument
1457 settings[byte_lane] = (dac_or_dbi) ? dac_value : deskew; in read_dac_dbi_settings()
1466 int ecc_ena, int *settings, char *title) in display_dac_dbi_settings() argument
1479 deskew = settings[byte] & 0xff; in display_dac_dbi_settings()
1481 flags = settings[byte] & 7; in display_dac_dbi_settings()
1482 deskew = (settings[byte] >> 3) & 0x7f; in display_dac_dbi_settings()
1520 static int evaluate_dac_settings(int if_64b, int ecc_ena, int *settings) in evaluate_dac_settings() argument
1529 dac = settings[byte] & 0xff; in evaluate_dac_settings()
1532 comp = settings[lane] & 0xff; in evaluate_dac_settings()
|
| /drivers/net/ |
| A D | Kconfig | 1015 settings for some other functions.
|
| /drivers/serial/ |
| A D | Kconfig | 216 - Define the required settings as needed (see below)
|
Completed in 55 milliseconds