Home
last modified time | relevance | path

Searched refs:PLL_GPLL (Results 1 – 25 of 43) sorted by relevance

12

/dts/upstream/src/arm64/rockchip/
A Drk3566-powkiddy-rk2023.dts16 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
A Drk3566-powkiddy-rgb30.dts16 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
A Drk3566-powkiddy-rgb10max3.dts20 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
A Drk3566-powkiddy-rgb20sx.dts46 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
A Drk3566-anbernic-rg353x.dtsi81 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
A Drk3566-anbernic-rg-arc.dtsi79 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
A Drk3566-anbernic-rg503.dts170 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
A Drk3399-pinephone-pro.dts654 assigned-clock-parents = <&cru PLL_GPLL>, <&cru DCLK_VOP0_DIV>;
666 assigned-clock-parents = <&cru PLL_GPLL>, <&cru DCLK_VOP1_DIV>;
/dts/upstream/include/dt-bindings/clock/
A Drk3036-cru.h13 #define PLL_GPLL 3 macro
A Drk3188-cru-common.h14 #define PLL_GPLL 4 macro
A Drk3128-cru.h14 #define PLL_GPLL 4 macro
A Drk3228-cru.h14 #define PLL_GPLL 4 macro
A Drv1108-cru.h13 #define PLL_GPLL 2 macro
A Dpx30-cru.h180 #define PLL_GPLL 1 macro
A Drk3288-cru.h14 #define PLL_GPLL 4 macro
A Drk3328-cru.h14 #define PLL_GPLL 4 macro
A Drk3368-cru.h14 #define PLL_GPLL 5 macro
A Drockchip,rk3562-cru.h15 #define PLL_GPLL 2 macro
A Drockchip,rk3528-cru.h14 #define PLL_GPLL 2 macro
A Drockchip,rk3576-cru.h21 #define PLL_GPLL 5 macro
A Drockchip,rv1126-cru.h13 #define PLL_GPLL 1 macro
A Drk3399-cru.h15 #define PLL_GPLL 5 macro
A Drockchip,rk3588-cru.h21 #define PLL_GPLL 6 macro
A Drk3568-cru.h73 #define PLL_GPLL 4 macro
/dts/upstream/Bindings/clock/
A Drockchip,px30-cru.yaml114 clocks = <&xin24m>, <&pmucru PLL_GPLL>;

Completed in 63 milliseconds

12