Home
last modified time | relevance | path

Searched refs:CFG_SYS_NAND_CSPR (Results 1 – 18 of 18) sorted by relevance

/include/configs/
A Dls1046afrwy.h21 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \ macro
51 #define CFG_SYS_CSPR0 CFG_SYS_NAND_CSPR
A Dls1043ardb.h52 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \ macro
123 #define CFG_SYS_CSPR1 CFG_SYS_NAND_CSPR
133 #define CFG_SYS_CSPR0 CFG_SYS_NAND_CSPR
160 #define CFG_SYS_CSPR1 CFG_SYS_NAND_CSPR
A Dls1046ardb.h24 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \ macro
79 #define CFG_SYS_CSPR0 CFG_SYS_NAND_CSPR
A Dls1043aqds.h79 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \ macro
183 #define CFG_SYS_CSPR2 CFG_SYS_NAND_CSPR
201 #define CFG_SYS_CSPR0 CFG_SYS_NAND_CSPR
250 #define CFG_SYS_CSPR2 CFG_SYS_NAND_CSPR
A Dls1046aqds.h95 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \ macro
199 #define CFG_SYS_CSPR2 CFG_SYS_NAND_CSPR
217 #define CFG_SYS_CSPR0 CFG_SYS_NAND_CSPR
266 #define CFG_SYS_CSPR2 CFG_SYS_NAND_CSPR
A Dls2080ardb.h68 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \ macro
146 #define CFG_SYS_CSPR0 CFG_SYS_NAND_CSPR
166 #define CFG_SYS_CSPR2 CFG_SYS_NAND_CSPR
A DP1010RDB.h167 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \ macro
228 #define CFG_SYS_CSPR0 CFG_SYS_NAND_CSPR
250 #define CFG_SYS_CSPR1 CFG_SYS_NAND_CSPR
A DT104xRDB.h159 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \ macro
191 #define CFG_SYS_CSPR0 CFG_SYS_NAND_CSPR
216 #define CFG_SYS_CSPR1 CFG_SYS_NAND_CSPR
A Dls1021aqds.h73 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \ macro
155 #define CFG_SYS_CSPR0 CFG_SYS_NAND_CSPR
204 #define CFG_SYS_CSPR2 CFG_SYS_NAND_CSPR
A Dls1088aqds.h69 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \ macro
173 #define CFG_SYS_CSPR2 CFG_SYS_NAND_CSPR
192 #define CFG_SYS_CSPR0 CFG_SYS_NAND_CSPR
229 #define CFG_SYS_CSPR2 CFG_SYS_NAND_CSPR
A DT208xRDB.h138 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \ macro
170 #define CFG_SYS_CSPR0 CFG_SYS_NAND_CSPR
195 #define CFG_SYS_CSPR1 CFG_SYS_NAND_CSPR
A DT4240RDB.h185 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \ macro
217 #define CFG_SYS_CSPR0 CFG_SYS_NAND_CSPR
242 #define CFG_SYS_CSPR1 CFG_SYS_NAND_CSPR
A Dls2080aqds.h71 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \ macro
163 #define CFG_SYS_CSPR0 CFG_SYS_NAND_CSPR
194 #define CFG_SYS_CSPR2 CFG_SYS_NAND_CSPR
A DT102xRDB.h191 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \ macro
233 #define CFG_SYS_CSPR0 CFG_SYS_NAND_CSPR
258 #define CFG_SYS_CSPR1 CFG_SYS_NAND_CSPR
A DT208xQDS.h157 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \ macro
189 #define CFG_SYS_CSPR0 CFG_SYS_NAND_CSPR
230 #define CFG_SYS_CSPR2 CFG_SYS_NAND_CSPR
A Dls1088ardb.h53 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE_PHYS) \ macro
131 #define CFG_SYS_CSPR0 CFG_SYS_NAND_CSPR
A Dkmcent2.h224 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE) | \ macro
256 #define CFG_SYS_CSPR1 CFG_SYS_NAND_CSPR
/include/configs/km/
A Dpg-wcom-ls102xa.h78 #define CFG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CFG_SYS_NAND_BASE) | \ macro
108 #define CFG_SYS_CSPR1 CFG_SYS_NAND_CSPR

Completed in 867 milliseconds