Searched refs:PHYS_SDRAM_1 (Results 1 – 25 of 56) sorted by relevance
123
12 #define PHYS_SDRAM_1 0x80000000 macro14 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
16 #define PHYS_SDRAM_1 0x40000000 /* Base address */ macro18 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
31 #define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */ macro33 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
11 #define PHYS_SDRAM_1 0x40000000 /* Base address */ macro13 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
14 #define PHYS_SDRAM_1 0x40000000 /* Base address */ macro16 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
16 #define PHYS_SDRAM_1 0x80000000 macro19 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
75 #define PHYS_SDRAM_1 MMDC0_ARB_BASE_ADDR macro76 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
22 #define PHYS_SDRAM_1 (V2M_BASE) macro25 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
16 #define PHYS_SDRAM_1 0x80000000 macro21 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
16 #define PHYS_SDRAM_1 0x00000000 macro19 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
34 #define PHYS_SDRAM_1 NV_PA_SDRC_CS0 macro37 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
13 #define PHYS_SDRAM_1 0x40000000 macro14 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
31 #define PHYS_SDRAM_1 (MEM_BASE) /* SDRAM Bank #1 */ macro33 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
20 #define PHYS_SDRAM_1 0x00000000 macro25 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
28 #define PHYS_SDRAM_1 DAVINCI_DDR_EMIF_DATA_BASE /* DDR Start */ macro50 #define LINUX_BOOT_PARAM_ADDR (PHYS_SDRAM_1 + 0x100)
10 #define PHYS_SDRAM_1 V2M_BASE macro12 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
65 #define PHYS_SDRAM_1 CSD0_BASE_ADDR macro69 #define CFG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
107 #define PHYS_SDRAM_1 CSD0_BASE_ADDR macro110 #define CFG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
83 #define PHYS_SDRAM_1 CSD0_BASE_ADDR macro89 #define CFG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
88 #define PHYS_SDRAM_1 CSD0_BASE_ADDR macro94 #define CFG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
22 #define PHYS_SDRAM_1 MMDC0_ARB_BASE_ADDR macro24 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
37 #define PHYS_SDRAM_1 DDR_BASE macro39 #define CFG_SYS_SDRAM_BASE PHYS_SDRAM_1
Completed in 25 milliseconds