Home
last modified time | relevance | path

Searched defs:_offset (Results 1 – 5 of 5) sorted by relevance

/arch/arm/cpu/armv7/bcm235xx/
A Dclk-core.h175 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
187 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
198 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
209 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
219 #define HW_ONLY_GATE(_offset, _status_bit) \ argument
299 #define DIVIDER(_offset, _shift, _width) \ argument
309 #define FRAC_DIVIDER(_offset, _shift, _width, _frac_width) \ argument
350 #define SELECTOR(_offset, _shift, _width) \ argument
383 #define TRIGGER(_offset, _bit) \ argument
/arch/arm/cpu/armv7/bcm281xx/
A Dclk-core.h175 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
187 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
198 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
209 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
219 #define HW_ONLY_GATE(_offset, _status_bit) \ argument
299 #define DIVIDER(_offset, _shift, _width) \ argument
309 #define FRAC_DIVIDER(_offset, _shift, _width, _frac_width) \ argument
350 #define SELECTOR(_offset, _shift, _width) \ argument
383 #define TRIGGER(_offset, _bit) \ argument
/arch/arm/mach-socfpga/include/mach/
A Dreset_manager.h28 #define RSTMGR_DEFINE(_bank, _offset) \ argument
/arch/arm/mach-tegra/tegra124/
A Dxusb-padctl.c86 #define TEGRA124_LANE(_name, _offset, _shift, _mask, _iddq, _funcs) \ argument
/arch/arm/mach-tegra/tegra210/
A Dxusb-padctl.c66 #define TEGRA210_LANE(_name, _offset, _shift, _mask, _iddq, _funcs) \ argument

Completed in 16 milliseconds