Home
last modified time | relevance | path

Searched defs:ddr (Results 1 – 17 of 17) sorted by relevance

/arch/powerpc/cpu/mpc83xx/
A Decc.c17 struct ccsr_ddr __iomem *ddr = &immap->ddr; in ecc_print_status() local
19 ddr83xx_t *ddr = &immap->ddr; in ecc_print_status() local
101 struct ccsr_ddr __iomem *ddr = &immap->ddr; in do_ecc() local
103 ddr83xx_t *ddr = &immap->ddr; in do_ecc() local
A Dspd_sdram.c34 volatile ddr83xx_t *ddr = &immap->ddr; in board_add_ram_info() local
133 volatile ddr83xx_t *ddr = &immap->ddr; in spd_sdram() local
899 volatile ddr83xx_t *ddr= &immap->ddr; in ddr_enable_ecc() local
/arch/arm/dts/
A Dstm32mp15-scmi-u-boot.dtsi31 ddr: ddr@5a003000 { label
A Dstm32mp15-u-boot.dtsi48 ddr: ddr@5a003000 { label
A Dstm32mp13-u-boot.dtsi115 ddr: ddr@5a003000 { label
A Dfsl-ls1028a.dtsi197 ddr: memory-controller@1080000 { label
/arch/arm/cpu/armv7/ls102xa/
A Dsoc.c116 struct ccsr_ddr __iomem *ddr = (void *)CFG_SYS_FSL_DDR_ADDR; in erratum_a008850_early() local
132 struct ccsr_ddr __iomem *ddr = (void *)CFG_SYS_FSL_DDR_ADDR; in erratum_a008850_post() local
A Dls102xa_psci.c124 struct ccsr_ddr __iomem *ddr = (void *)CFG_SYS_FSL_DDR_ADDR; in ls1_start_fsm() local
/arch/arm/mach-imx/mx6/
A Dddr.c633 const struct mx6sx_iomux_ddr_regs *ddr, in mx6sx_dram_iocfg()
691 const struct mx6ul_iomux_ddr_regs *ddr, in mx6ul_dram_iocfg()
735 const struct mx6sl_iomux_ddr_regs *ddr, in mx6sl_dram_iocfg()
791 const struct mx6dq_iomux_ddr_regs *ddr, in mx6dq_dram_iocfg()
869 const struct mx6sdl_iomux_ddr_regs *ddr, in mx6sdl_dram_iocfg()
/arch/mips/mach-mtmips/mt7628/
A Dinit.c51 u32 val, ver, eco, pkg, ddr, chipmode, ee; in print_cpuinfo() local
/arch/arm/cpu/armv8/fsl-layerscape/
A Dsoc.c476 struct ccsr_ddr __iomem *ddr = (void *)CFG_SYS_FSL_DDR_ADDR; in erratum_a008850_early() local
496 struct ccsr_ddr __iomem *ddr = (void *)CFG_SYS_FSL_DDR_ADDR; in erratum_a008850_post() local
586 struct ccsr_ddr __iomem *ddr = (void *)CFG_SYS_FSL_DDR_ADDR; in ddr_enable_0v9_volt() local
/arch/mips/mach-ath79/ar934x/
A Dclk.c266 u32 ctrl, cpu, cpupll, ddr, ddrpll; in ar934x_update_clock() local
/arch/powerpc/cpu/mpc85xx/
A Dcpu.c471 struct ccsr_ddr __iomem *ddr[CONFIG_SYS_NUM_DDR_CTLRS]; in dump_spd_ddr_reg() local
/arch/mips/mach-ath79/qca953x/
A Dlowlevel_init.S64 #define MK_PLL_CLK_CTRL(cpu, ddr, ahb) \ argument
/arch/m68k/include/asm/coldfire/
A Deport.h15 u8 ddr; /* 0x02 Data Direction */ member
/arch/powerpc/include/asm/
A Dimmap_83xx.h635 struct ccsr_ddr ddr; /* DDR Memory Controller Memory */ member
637 ddr83xx_t ddr; /* DDR Memory Controller Memory */ member
672 ddr83xx_t ddr; /* DDR Memory Controller Memory */ member
708 ddr83xx_t ddr; /* DDR Memory Controller Memory */ member
743 ddr83xx_t ddr; /* DDR Memory Controller Memory */ member
793 ddr83xx_t ddr; /* DDR Memory Controller Memory */ member
832 ddr83xx_t ddr; /* DDR Memory Controller Memory */ member
/arch/arm/include/asm/
A Domap_common.h535 const struct dpll_params *ddr; member

Completed in 35 milliseconds