Home
last modified time | relevance | path

Searched refs:CLOCK_ID_MEMORY (Results 1 – 14 of 14) sorted by relevance

/arch/arm/mach-tegra/tegra20/
A Demc.c264 clock_adjust_periph_pll_div(PERIPH_ID_EMC, CLOCK_ID_MEMORY, in tegra_set_emc()
265 clock_get_rate(CLOCK_ID_MEMORY), NULL); in tegra_set_emc()
267 clock_get_periph_rate(PERIPH_ID_EMC, CLOCK_ID_MEMORY)); in tegra_set_emc()
A Dwarmboot_avp.c202 writel(reg, &clkrst->crc_pll[CLOCK_ID_MEMORY].pll_out[0]); in wb_start()
A Dwarmboot.c152 if (clock_ll_read_pll(CLOCK_ID_MEMORY, &divm, &divn, &divp, in warmboot_save_sdram_params()
A Dclock.c596 return CLOCK_ID_MEMORY; in clk_id_to_pll_id()
/arch/arm/include/asm/arch-tegra20/
A Dclock-tables.h16 CLOCK_ID_MEMORY, enumerator
/arch/arm/include/asm/arch-tegra114/
A Dclock-tables.h15 CLOCK_ID_MEMORY, enumerator
/arch/arm/include/asm/arch-tegra30/
A Dclock-tables.h15 CLOCK_ID_MEMORY, enumerator
/arch/arm/mach-tegra/
A Dclock.c796 pll_rate[CLOCK_ID_MEMORY] = clock_get_rate(CLOCK_ID_MEMORY); in clock_init()
811 debug("PLLM = %d\n", pll_rate[CLOCK_ID_MEMORY]); in clock_init()
/arch/arm/include/asm/arch-tegra124/
A Dclock-tables.h16 CLOCK_ID_MEMORY, enumerator
/arch/arm/include/asm/arch-tegra210/
A Dclock-tables.h16 CLOCK_ID_MEMORY, enumerator
/arch/arm/mach-tegra/tegra114/
A Dclock.c664 return CLOCK_ID_MEMORY; in clk_id_to_pll_id()
/arch/arm/mach-tegra/tegra30/
A Dclock.c648 return CLOCK_ID_MEMORY; in clk_id_to_pll_id()
/arch/arm/mach-tegra/tegra124/
A Dclock.c847 return CLOCK_ID_MEMORY; in clk_id_to_pll_id()
/arch/arm/mach-tegra/tegra210/
A Dclock.c934 return CLOCK_ID_MEMORY; in clk_id_to_pll_id()

Completed in 26 milliseconds