Searched refs:LPDDR4 (Results 1 – 18 of 18) sorted by relevance
| /arch/arm/include/asm/arch-rockchip/ |
| A D | sdram.h | 14 LPDDR4 = 7, enumerator
|
| /arch/arm/dts/ |
| A D | socfpga_n5x_socdk-u-boot.dtsi | 31 * Memory type: LPDDR4 (non-interleaving mode)
|
| A D | t8103-pmgr.dtsi | 576 apple,always-on; /* LPDDR4 interface */
585 apple,always-on; /* LPDDR4 interface */
594 apple,always-on; /* LPDDR4 interface */
603 apple,always-on; /* LPDDR4 interface */
749 apple,always-on; /* LPDDR4 interface */
758 apple,always-on; /* LPDDR4 interface */
767 apple,always-on; /* LPDDR4 interface */
776 apple,always-on; /* LPDDR4 interface */
|
| A D | k3-j721e-ddr-beagleboneai64-lp4-3200.dtsi | 7 * Configuration: LPDDR4-3200, wrDBI enabled, j721e-SK latencies
9 * * Part Number: Samsung K4FBE3D4HM-MGC @ LPDDR4-3200 (instead of 3700)
|
| A D | k3-am62-lp4-50-800-800.dtsi | 6 * DDR Type: LPDDR4
|
| A D | k3-am625-verdin-lpddr4-1600MTs.dtsi | 6 * DDR Type: LPDDR4
|
| A D | k3-am64-sk-lp4-1600MTs.dtsi | 6 * DDR Type: LPDDR4
|
| A D | k3-am62a-ddr-1866mhz-32bit.dtsi | 6 * DDR Type: LPDDR4
|
| A D | k3-am62p-ddr-lp4-50-1600.dtsi | 6 * DDR Type: LPDDR4
|
| A D | k3-am62p5-verdin-lpddr4-1600.dtsi | 6 * DDR Type: LPDDR4
|
| A D | k3-am62a-phycore-som-ddr4-2gb.dtsi | 6 * DDR Type: LPDDR4
|
| /arch/x86/dts/ |
| A D | chromebook_coral.dts | 742 /* DQA[0:7] pins of LPDDR4 module */
744 /* DQA[8:15] pins of LPDDR4 module */
746 /* DQB[0:7] pins of LPDDR4 module with offset of 16 */
752 /* DQA[0:7] pins of LPDDR4 module */
754 /* DQA[8:15] pins of LPDDR4 module */
756 /* DQB[0:7] pins of LPDDR4 module with offset of 16 */
763 /* DQA[0:7] pins of LPDDR4 module */
765 /* DQA[8:15] pins of LPDDR4 module */
767 /* DQB[0:7] pins of LPDDR4 module with offset of 16 */
774 /* DQA[0:7] pins of LPDDR4 module */
[all …]
|
| /arch/arm/mach-mediatek/ |
| A D | Kconfig | 85 and LPDDR4 options.
93 I2C, I2S, S/PDIF, and several LPDDR3 and LPDDR4 options.
102 and several LPDDR3 and LPDDR4 options.
|
| /arch/arm/mach-rockchip/rk3568/ |
| A D | Kconfig | 40 * 4GB LPDDR4
|
| /arch/arm/mach-imx/imx8m/ |
| A D | Kconfig | 91 bool "imx8mm LPDDR4 EVK board"
168 bool "imx8mn LPDDR4 EVK board"
244 bool "imx8mp LPDDR4 EVK board"
|
| /arch/arm/mach-sunxi/ |
| A D | Kconfig | 654 bool "LPDDR4 DRAM chips on the H616 DRAM controller"
658 This option is the LPDDR4 timing used by the stock boot0 by
678 bool "LPDDR4 boot0 timings on the A133 DRAM controller"
682 This option is the LPDDR4 timing used by the boot0 on A133 devices
683 which use an LPDDR4 timing.
702 bool "LPDDR4 DRAM chips on the A523/T527 DRAM controller"
706 This option is the LPDDR4 timing used by the stock boot0 by
|
| /arch/arm/mach-rockchip/rk3399/ |
| A D | Kconfig | 120 * 4GB Dual-Channel LPDDR4 64-bit
|
| /arch/arm/mach-rockchip/ |
| A D | Kconfig | 487 HDMI Out, HDMI In, DP, eDP, MIPI DSI, MIPI CSI2, LPDDR4/4X/5, eMMC5.1,
|
Completed in 136 milliseconds