Home
last modified time | relevance | path

Searched refs:pwr_ctrl (Results 1 – 4 of 4) sorted by relevance

/arch/arm/mach-lpc32xx/
A Dclk.c94 if (!(readl(&clk->pwr_ctrl) & CLK_PWR_NORMAL_RUN)) in get_periph_clk_rate()
104 if (!(readl(&clk->pwr_ctrl) & CLK_PWR_NORMAL_RUN)) in get_sdram_clk_rate()
/arch/arm/include/asm/arch-lpc32xx/
A Dclk.h32 u32 pwr_ctrl; /* Power Control Register */ member
/arch/arm/mach-exynos/include/mach/
A Dclock.h461 unsigned int pwr_ctrl; member
542 unsigned int pwr_ctrl; member
889 unsigned int pwr_ctrl; member
/arch/mips/mach-octeon/
A Docteon_qlm.c3799 cvmx_gserx_lanex_pwr_ctrl_t pwr_ctrl; in __cvmx_qlm_pcie_errata_ep_cn78xx() local
3806 pwr_ctrl.u64 = csr_rd_node(node, CVMX_GSERX_LANEX_PWR_CTRL(lane, pem)); in __cvmx_qlm_pcie_errata_ep_cn78xx()
3807 pwr_ctrl.s.rx_resetn_ovrrd_en = 1; in __cvmx_qlm_pcie_errata_ep_cn78xx()
3808 csr_wr_node(node, CVMX_GSERX_LANEX_PWR_CTRL(lane, pem), pwr_ctrl.u64); in __cvmx_qlm_pcie_errata_ep_cn78xx()
3814 cvmx_gserx_lanex_pwr_ctrl_t pwr_ctrl; in __cvmx_qlm_pcie_errata_ep_cn78xx() local
3822 pwr_ctrl.s.rx_resetn_ovrrd_en = 0; in __cvmx_qlm_pcie_errata_ep_cn78xx()
3823 csr_wr_node(node, CVMX_GSERX_LANEX_PWR_CTRL(lane, pem), pwr_ctrl.u64); in __cvmx_qlm_pcie_errata_ep_cn78xx()
3953 cvmx_gserx_lanex_pwr_ctrl_t pwr_ctrl; in __cvmx_qlm_pcie_errata_cn78xx() local
3958 pwr_ctrl.u64 = csr_rd_node(node, CVMX_GSERX_LANEX_PWR_CTRL(i, q)); in __cvmx_qlm_pcie_errata_cn78xx()
3959 pwr_ctrl.s.tx_p2s_resetn_ovrrd_en = 1; in __cvmx_qlm_pcie_errata_cn78xx()
[all …]

Completed in 22 milliseconds