Home
last modified time | relevance | path

Searched refs:ready (Results 1 – 12 of 12) sorted by relevance

/arch/arm/mach-stm32mp/stm32mp1/
A Dpwr_regulator.c30 u32 ready; member
115 .ready = STM32MP_PWR_CR3_REG11RDY,
121 .ready = STM32MP_PWR_CR3_REG18RDY,
127 .ready = STM32MP_PWR_CR3_USB33RDY,
257 if (reg & p->ready) in stm32mp_pwr_regulator_set_enable()
/arch/x86/include/asm/
A Dme_common.h156 u32 ready:1; member
/arch/arm/dts/
A Dzynqmp-e-a2197-00-revA.dts437 /* FIXME wires ready but chip is missing */
474 /* FIXME wires ready but chip is missing */
A Dsun8i-a83t-allwinner-h8homlet-v2.dts232 * logic is ready and 30ms after the reset pin is de-asserted.
A Dsun8i-a83t-bananapi-m3.dts374 * are applied until core logic is ready and
A Dsun8i-a83t-cubietruck-plus.dts367 * logic is ready and 30ms after the reset pin is de-asserted.
A Dsun9i-a80-cubieboard4.dts414 * are applied until core logic is ready and
A Dsun9i-a80-optimus.dts411 * are applied until core logic is ready and
/arch/arm/mach-k3/
A DKconfig115 console is ready to get activated.
/arch/mips/
A DKconfig403 ready to use.
411 ready to use.
/arch/x86/dts/
A Dchromebook_coral.dts460 ready-gpios = <&gpio_n 28 GPIO_ACTIVE_LOW>;
/arch/x86/
A DKconfig489 Stack top address which is used in fsp_init() after DRAM is ready and

Completed in 21 milliseconds