Home
last modified time | relevance | path

Searched refs:timing_cfg_2 (Results 1 – 2 of 2) sorted by relevance

/arch/powerpc/cpu/mpc83xx/
A Dspd_sdram.c629 ddr->timing_cfg_2 = (0 in spd_sdram()
640 debug("DDR:timing_cfg_2=0x%08x\n", ddr->timing_cfg_2); in spd_sdram()
/arch/powerpc/include/asm/
A Dimmap_83xx.h290 u32 timing_cfg_2; /* SDRAM Timing Configuration 2 */ member

Completed in 12 milliseconds