Home
last modified time | relevance | path

Searched refs:data_rate (Results 1 – 5 of 5) sorted by relevance

/drivers/ddr/fsl/
A Dutil.c75 unsigned int data_rate = get_ddr_freq(ctrl_num); in get_memory_clk_period_ps() local
80 if (data_rate) { in get_memory_clk_period_ps()
82 rem = do_div(mclk_ps, data_rate); in get_memory_clk_period_ps()
83 result = (rem >= (data_rate >> 1)) ? mclk_ps + 1 : mclk_ps; in get_memory_clk_period_ps()
95 unsigned long data_rate = get_ddr_freq(ctrl_num); in picos_to_mclk() local
102 clks = picos * (unsigned long long)data_rate; in picos_to_mclk()
112 if (clks_rem > data_rate) in picos_to_mclk()
A Dctrl_regs.c323 unsigned int data_rate = get_ddr_freq(ctrl_num); in set_timing_cfg_0() local
326 trwt_mclk = (data_rate/1000000 > 1900) ? 3 : 2; in set_timing_cfg_0()
353 unsigned int data_rate = get_ddr_freq(ctrl_num); in set_timing_cfg_0() local
409 trwt_mclk = (data_rate/1000000 > 1800) ? 2 : 1; in set_timing_cfg_0()
411 if ((data_rate/1000000 > 1150) || (popts->memctl_interleaving)) in set_timing_cfg_0()
/drivers/video/
A Danx9804.h19 void anx9804_init(struct udevice *i2c_bus, u8 lanes, u8 data_rate, int bpp);
21 static inline void anx9804_init(struct udevice *i2c_bus, u8 lanes, u8 data_rate, in anx9804_init() argument
A Danx9804.c28 void anx9804_init(struct udevice *i2c_bus, u8 lanes, u8 data_rate, int bpp) in anx9804_init() argument
108 dm_i2c_reg_write(chip0, ANX9804_LINK_BW_SET_REG, data_rate); in anx9804_init()
/drivers/video/bridge/
A Danx6345.c271 u8 chipid, colordepth, lanes, data_rate, c; in anx6345_enable() local
353 if (anx6345_read_dpcd(dev, DP_MAX_LINK_RATE, &data_rate)) { in anx6345_enable()
357 debug("%s: data_rate: %d\n", __func__, (int)data_rate); in anx6345_enable()
366 anx6345_write_r0(dev, ANX9804_LINK_BW_SET_REG, data_rate); in anx6345_enable()

Completed in 13 milliseconds