1 /* SPDX-License-Identifier: GPL-2.0 */ 2 /* 3 * Copyright (C) 2022 MediaTek Inc. All rights reserved. 4 * 5 * Author: Sam Shih <sam.shih@mediatek.com> 6 */ 7 8 #ifndef _DT_BINDINGS_CLK_MT7986_H 9 #define _DT_BINDINGS_CLK_MT7986_H 10 11 /* TOPCKGEN */ 12 13 #define CLK_TOP_XTAL 0 14 #define CLK_TOP_XTAL_D2 1 15 #define CLK_TOP_RTC_32K 2 16 #define CLK_TOP_RTC_32P7K 3 17 /* #define CLK_TOP_A_TUNER 4 */ 18 #define CLK_TOP_MPLL_D2 4 19 #define CLK_TOP_MPLL_D4 5 20 #define CLK_TOP_MPLL_D8 6 21 #define CLK_TOP_MPLL_D8_D2 7 22 #define CLK_TOP_MPLL_D3_D2 8 23 #define CLK_TOP_MMPLL_D2 9 24 #define CLK_TOP_MMPLL_D4 10 25 #define CLK_TOP_MMPLL_D8 11 26 #define CLK_TOP_MMPLL_D8_D2 12 27 #define CLK_TOP_MMPLL_D3_D8 13 28 #define CLK_TOP_MMPLL_U2PHYD 14 29 #define CLK_TOP_APLL2_D4 15 30 #define CLK_TOP_NET1PLL_D4 16 31 #define CLK_TOP_NET1PLL_D5 17 32 #define CLK_TOP_NET1PLL_D5_D2 18 33 #define CLK_TOP_NET1PLL_D5_D4 19 34 #define CLK_TOP_NET1PLL_D8_D2 20 35 #define CLK_TOP_NET1PLL_D8_D4 21 36 #define CLK_TOP_NET2PLL_D4 22 37 #define CLK_TOP_NET2PLL_D4_D2 23 38 #define CLK_TOP_NET2PLL_D3_D2 24 39 #define CLK_TOP_WEDMCUPLL_D5_D2 25 40 #define CLK_TOP_NFI1X_SEL 26 41 #define CLK_TOP_SPINFI_SEL 27 42 #define CLK_TOP_SPI_SEL 28 43 #define CLK_TOP_SPIM_MST_SEL 29 44 #define CLK_TOP_UART_SEL 30 45 #define CLK_TOP_PWM_SEL 31 46 #define CLK_TOP_I2C_SEL 32 47 #define CLK_TOP_PEXTP_TL_SEL 33 48 #define CLK_TOP_EMMC_250M_SEL 34 49 #define CLK_TOP_EMMC_416M_SEL 35 50 #define CLK_TOP_F_26M_ADC_SEL 36 51 #define CLK_TOP_DRAMC_SEL 37 52 #define CLK_TOP_DRAMC_MD32_SEL 38 53 #define CLK_TOP_SYSAXI_SEL 39 54 #define CLK_TOP_SYSAPB_SEL 40 55 #define CLK_TOP_ARM_DB_MAIN_SEL 41 56 #define CLK_TOP_ARM_DB_JTSEL 42 57 #define CLK_TOP_NETSYS_SEL 43 58 #define CLK_TOP_NETSYS_500M_SEL 44 59 #define CLK_TOP_NETSYS_MCU_SEL 45 60 #define CLK_TOP_NETSYS_2X_SEL 46 61 #define CLK_TOP_SGM_325M_SEL 47 62 #define CLK_TOP_SGM_REG_SEL 48 63 #define CLK_TOP_A1SYS_SEL 49 64 #define CLK_TOP_CONN_MCUSYS_SEL 50 65 #define CLK_TOP_EIP_B_SEL 51 66 #define CLK_TOP_PCIE_PHY_SEL 52 67 #define CLK_TOP_USB3_PHY_SEL 53 68 #define CLK_TOP_F26M_SEL 54 69 #define CLK_TOP_AUD_L_SEL 55 70 #define CLK_TOP_A_TUNER_SEL 56 71 #define CLK_TOP_U2U3_SEL 57 72 #define CLK_TOP_U2U3_SYS_SEL 58 73 #define CLK_TOP_U2U3_XHCI_SEL 59 74 #define CLK_TOP_DA_U2_REFSEL 60 75 #define CLK_TOP_DA_U2_CK_1P_SEL 61 76 #define CLK_TOP_AP2CNN_HOST_SEL 62 77 #define CLK_TOP_NR_CLK 63 78 79 /* INFRACFG */ 80 81 #define CLK_INFRA_SYSAXI_D2 0 82 #define CLK_INFRA_UART0_SEL 1 83 #define CLK_INFRA_UART1_SEL 2 84 #define CLK_INFRA_UART2_SEL 3 85 #define CLK_INFRA_SPI0_SEL 4 86 #define CLK_INFRA_SPI1_SEL 5 87 #define CLK_INFRA_PWM1_SEL 6 88 #define CLK_INFRA_PWM2_SEL 7 89 #define CLK_INFRA_PWM_BSEL 8 90 #define CLK_INFRA_PCIE_SEL 9 91 #define CLK_INFRA_GPT_STA 10 92 #define CLK_INFRA_PWM_HCK 11 93 #define CLK_INFRA_PWM_STA 12 94 #define CLK_INFRA_PWM1_CK 13 95 #define CLK_INFRA_PWM2_CK 14 96 #define CLK_INFRA_CQ_DMA_CK 15 97 #define CLK_INFRA_EIP97_CK 16 98 #define CLK_INFRA_AUD_BUS_CK 17 99 #define CLK_INFRA_AUD_26M_CK 18 100 #define CLK_INFRA_AUD_L_CK 19 101 #define CLK_INFRA_AUD_AUD_CK 20 102 #define CLK_INFRA_AUD_EG2_CK 21 103 #define CLK_INFRA_DRAMC_26M_CK 22 104 #define CLK_INFRA_DBG_CK 23 105 #define CLK_INFRA_AP_DMA_CK 24 106 #define CLK_INFRA_SEJ_CK 25 107 #define CLK_INFRA_SEJ_13M_CK 26 108 #define CLK_INFRA_THERM_CK 27 109 #define CLK_INFRA_I2C0_CK 28 110 #define CLK_INFRA_UART0_CK 29 111 #define CLK_INFRA_UART1_CK 30 112 #define CLK_INFRA_UART2_CK 31 113 #define CLK_INFRA_NFI1_CK 32 114 #define CLK_INFRA_SPINFI1_CK 33 115 #define CLK_INFRA_NFI_HCK_CK 34 116 #define CLK_INFRA_SPI0_CK 35 117 #define CLK_INFRA_SPI1_CK 36 118 #define CLK_INFRA_SPI0_HCK_CK 37 119 #define CLK_INFRA_SPI1_HCK_CK 38 120 #define CLK_INFRA_FRTC_CK 39 121 #define CLK_INFRA_MSDC_CK 40 122 #define CLK_INFRA_MSDC_HCK_CK 41 123 #define CLK_INFRA_MSDC_133M_CK 42 124 #define CLK_INFRA_MSDC_66M_CK 43 125 #define CLK_INFRA_ADC_26M_CK 44 126 #define CLK_INFRA_ADC_FRC_CK 45 127 #define CLK_INFRA_FBIST2FPC_CK 46 128 #define CLK_INFRA_IUSB_133_CK 47 129 #define CLK_INFRA_IUSB_66M_CK 48 130 #define CLK_INFRA_IUSB_SYS_CK 49 131 #define CLK_INFRA_IUSB_CK 50 132 #define CLK_INFRA_IPCIE_CK 51 133 #define CLK_INFRA_IPCIE_PIPE_CK 52 134 #define CLK_INFRA_IPCIER_CK 53 135 #define CLK_INFRA_IPCIEB_CK 54 136 #define CLK_INFRA_TRNG_CK 55 137 #define CLK_INFRA_AO_NR_CLK 46 138 139 /* APMIXEDSYS */ 140 141 #define CLK_APMIXED_ARMPLL 0 142 #define CLK_APMIXED_NET2PLL 1 143 #define CLK_APMIXED_MMPLL 2 144 #define CLK_APMIXED_SGMPLL 3 145 #define CLK_APMIXED_WEDMCUPLL 4 146 #define CLK_APMIXED_NET1PLL 5 147 #define CLK_APMIXED_MPLL 6 148 #define CLK_APMIXED_APLL2 7 149 #define CLK_APMIXED_NR_CLK 8 150 151 /* SGMIISYS_0 */ 152 153 #define CLK_SGM0_TX_EN 0 154 #define CLK_SGM0_RX_EN 1 155 #define CLK_SGM0_CK0_EN 2 156 #define CLK_SGM0_CDR_CK0_EN 3 157 #define CLK_SGMII0_NR_CLK 4 158 159 /* SGMIISYS_1 */ 160 161 #define CLK_SGM1_TX_EN 0 162 #define CLK_SGM1_RX_EN 1 163 #define CLK_SGM1_CK1_EN 2 164 #define CLK_SGM1_CDR_CK1_EN 3 165 #define CLK_SGMII1_NR_CLK 4 166 167 /* ETHSYS */ 168 169 #define CLK_ETH_FE_EN 0 170 #define CLK_ETH_GP2_EN 1 171 #define CLK_ETH_GP1_EN 2 172 #define CLK_ETH_WOCPU1_EN 3 173 #define CLK_ETH_WOCPU0_EN 4 174 #define CLK_ETH_NR_CLK 5 175 176 #endif 177 178 /* _DT_BINDINGS_CLK_MT7986_H */ 179