Home
last modified time | relevance | path

Searched refs:vaddr (Results 1 – 4 of 4) sorted by relevance

/arch/xtensa/include/
A Dxtensa_mmu_priv.h105 #define XTENSA_MMU_L2_POS(vaddr) \ argument
106 (((vaddr) & XTENSA_MMU_L2_MASK) >> 12U)
109 #define XTENSA_MMU_L1_POS(vaddr) \ argument
110 ((vaddr) >> 22U)
192 #define XTENSA_MMU_PTE_ENTRY_VADDR(base, vaddr) \ argument
193 ((base) + (((vaddr) / KB(4)) * 4))
425 uint32_t vaddr; in xtensa_dtlb_vaddr_read() local
428 return (void *)(vaddr & XTENSA_MMU_PTE_VPN_MASK); in xtensa_dtlb_vaddr_read()
451 uint32_t vaddr; in xtensa_itlb_vaddr_read() local
510 uint32_t entry = xtensa_itlb_probe(vaddr); in xtensa_itlb_vaddr_invalidate()
[all …]
/arch/xtensa/core/
A Dptables.c365 uint32_t l1_pos = XTENSA_MMU_L1_POS((uint32_t)vaddr); in l2_page_table_map()
366 uint32_t l2_pos = XTENSA_MMU_L2_POS((uint32_t)vaddr); in l2_page_table_map()
400 void *vaddr, *vaddr_uc; in __arch_mem_map() local
406 vaddr = va; in __arch_mem_map()
409 vaddr = sys_cache_cached_ptr_get(va); in __arch_mem_map()
424 vaddr = va; in __arch_mem_map()
454 vaddr, domain); in __arch_mem_map()
577 void *vaddr, *vaddr_uc; in __arch_mem_unmap() local
581 vaddr = va; in __arch_mem_unmap()
584 vaddr = sys_cache_cached_ptr_get(va); in __arch_mem_unmap()
[all …]
A Dvector_handlers.c234 uint32_t ps, vaddr; in print_fatal_exception() local
237 __asm__ volatile("rsr.excvaddr %0" : "=r"(vaddr)); in print_fatal_exception()
254 EXCEPTION_DUMP(" ** VADDR %p Invalid SP %p", (void *)vaddr, print_stack); in print_fatal_exception()
261 EXCEPTION_DUMP(" ** PC %p VADDR %p", pc, (void *)vaddr); in print_fatal_exception()
/arch/x86/
A Dgen_mmu.py397 for vaddr in range(virt_base, virt_base + size, 4096):
398 if self.is_mapped(vaddr, level):
482 vaddr = virt_base + (paddr - phys_base)
484 self.map_page(vaddr, paddr, flags, False, level)

Completed in 14 milliseconds