Searched refs:channel_num (Results 1 – 10 of 10) sorted by relevance
| /drivers/input/ |
| A D | input_esp32_touch_sensor.c | 45 int32_t channel_num; member 102 touch_hal_read_benchmark(channel_cfg->channel_num, 104 touch_hal_set_threshold(channel_cfg->channel_num, 127 if (channel_cfg->channel_num == channel_num) { 202 if (!(channel_cfg->channel_num > 0 && 203 channel_cfg->channel_num < SOC_TOUCH_SENSOR_NUM)) { 224 touch_hal_config(channel_cfg->channel_num); 226 touch_hal_set_threshold(channel_cfg->channel_num, 0); 228 BIT(channel_cfg->channel_num)); 256 touch_hal_set_threshold(channel_cfg->channel_num, [all …]
|
| /drivers/pwm/ |
| A D | pwm_led_esp32.c | 43 const uint8_t channel_num; member 78 ledc_hal_set_sig_out_en(&data->hal, channel->channel_num, true); in pwm_led_esp32_start() 79 ledc_hal_set_duty_start(&data->hal, channel->channel_num, true); in pwm_led_esp32_start() 82 ledc_hal_ls_channel_update(&data->hal, channel->channel_num); in pwm_led_esp32_start() 90 ledc_hal_set_sig_out_en(&data->hal, channel->channel_num, false); in pwm_led_esp32_stop() 94 ledc_hal_ls_channel_update(&data->hal, channel->channel_num); in pwm_led_esp32_stop() 103 ledc_hal_set_hpoint(&data->hal, channel->channel_num, 0); in pwm_led_esp32_duty_set() 106 ledc_hal_set_duty_num(&data->hal, channel->channel_num, 1); in pwm_led_esp32_duty_set() 107 ledc_hal_set_duty_cycle(&data->hal, channel->channel_num, 1); in pwm_led_esp32_duty_set() 108 ledc_hal_set_duty_scale(&data->hal, channel->channel_num, 0); in pwm_led_esp32_duty_set() [all …]
|
| /drivers/dma/ |
| A D | dma_xilinx_axi_dma.c | 270 const uint32_t channel_num) in dma_xilinx_axi_dma_lock_irq() argument 273 (void)channel_num; in dma_xilinx_axi_dma_lock_irq() 278 const uint32_t channel_num, int key) in dma_xilinx_axi_dma_unlock_irq() argument 281 (void)channel_num; in dma_xilinx_axi_dma_unlock_irq() 286 const uint32_t channel_num) in dma_xilinx_axi_dma_lock_irq() argument 289 (void)channel_num; in dma_xilinx_axi_dma_lock_irq() 305 const uint32_t channel_num, int key) in dma_xilinx_axi_dma_unlock_irq() argument 307 (void)channel_num; in dma_xilinx_axi_dma_unlock_irq() 320 const uint32_t channel_num) in dma_xilinx_axi_dma_lock_irq() argument 328 irq_disable(cfg->irq0_channels[channel_num]); in dma_xilinx_axi_dma_lock_irq() [all …]
|
| A D | dma_ifx_cat1.c | 138 .resource.channel_num = channel, in ifx_cat1_dma_ex_connect_digital() 154 .resource.channel_num = channel, in ifx_cat1_dma_ex_enable_output() 432 .resource.channel_num = channel, in ifx_cat1_dma_start()
|
| /drivers/adc/ |
| A D | adc_mcux_lpadc.c | 132 uint8_t channel_num; in mcux_lpadc_channel_setup() local 147 channel_num = ADC_CMDL_ADCH(channel_cfg->input_positive); in mcux_lpadc_channel_setup() 149 LOG_DBG("Channel num: %u, channel side: %c", channel_num, in mcux_lpadc_channel_setup() 233 cmd->channelNumber = channel_num; in mcux_lpadc_channel_setup()
|
| /drivers/counter/ |
| A D | counter_ifx_cat1.c | 80 hw_resource->channel_num = ((reg_addr_ptr - cnt) / sizeof(TCPWM_CNT_Type)); in get_hw_block_info() 82 if (hw_resource->channel_num >= _CYHAL_TCPWM_DATA[i].num_channels) { in get_hw_block_info()
|
| /drivers/sdhc/ |
| A D | ifx_cat1_sdio.c | 289 data->hw_resource.channel_num = 0; in ifx_cat1_sdio_init()
|
| /drivers/mspi/ |
| A D | mspi_emul.c | 862 .channel_num = EMUL_MSPI_INST_ID, \
|
| A D | mspi_ambiq_ap3.c | 475 ret = am_hal_mspi_initialize(config->channel_num, &data->mspiHandle); in mspi_ambiq_config() 1367 .channel_num = (DT_INST_REG_ADDR(n) - MSPI_BASE_ADDR) / \
|
| A D | mspi_ambiq_ap5.c | 746 ret = am_hal_mspi_initialize(config->channel_num, &data->mspiHandle); in mspi_ambiq_config() 1883 .channel_num = (DT_INST_REG_ADDR(n) - MSPI0_BASE) / \
|
Completed in 41 milliseconds