Home
last modified time | relevance | path

Searched refs:DEF_BIT (Results 1 – 25 of 27) sorted by relevance

12

/system/dev/lib/mt8167/include/soc/mt8167/
A Dmt8167-usb-phy.h18 DEF_BIT(18, pll_br);
19 DEF_BIT(17, pll_bp);
20 DEF_BIT(16, pll_blp);
24 DEF_BIT(5, intr_en);
25 DEF_BIT(4, ref_en);
27 DEF_BIT(1, chp_en);
28 DEF_BIT(0, bgr_en);
56 DEF_BIT(16, icusb_en);
75 DEF_BIT(16, chirp_en);
116 DEF_BIT(9, en_pu_dp);
[all …]
A Dmt8167-usb.h24 DEF_BIT(5, hsenab);
25 DEF_BIT(4, hsmode);
26 DEF_BIT(3, reset);
27 DEF_BIT(2, resume);
36 DEF_BIT(5, hsenab);
37 DEF_BIT(4, hsmode);
38 DEF_BIT(3, reset);
39 DEF_BIT(2, resume);
83 DEF_BIT(4, conn);
84 DEF_BIT(3, sof);
[all …]
/system/dev/usb/dwc3/
A Ddwc3-regs.h16 DEF_BIT(16, U2RSTECN);
40 DEF_BIT(10, OTG_IP);
41 DEF_BIT(9, BC_IP);
42 DEF_BIT(8, ADP_IP);
43 DEF_BIT(7, Host_IP);
66 DEF_BIT(7, PHYSEL);
68 DEF_BIT(5, FSINTF);
70 DEF_BIT(3, PHYIF);
156 DEF_BIT(17, CRS);
157 DEF_BIT(16, CSS);
[all …]
/system/dev/thermal/aml-thermal-s905d2g/
A Daml-tsensor-regs.h61 DEF_BIT(15, enable_irq);
62 DEF_BIT(14, fast_mode);
67 DEF_BIT(9, ts_ana_en_vbg);
70 DEF_BIT(5, filter_en);
72 DEF_BIT(3, ts_dem_en);
81 DEF_BIT(30, reset_en);
129 DEF_BIT(8, hi_temp_stat);
130 DEF_BIT(7, fall_th3_irq);
131 DEF_BIT(6, fall_th2_irq);
132 DEF_BIT(5, fall_th1_irq);
[all …]
A Dhiu-registers.h12 DEF_BIT(29, busy_cnt);
13 DEF_BIT(28, busy);
14 DEF_BIT(26, dyn_enable);
16 DEF_BIT(18, postmux1);
18 DEF_BIT(15, manual_mux_mode);
19 DEF_BIT(14, manual_mode_post);
20 DEF_BIT(13, manual_mode_pre);
21 DEF_BIT(12, force_update_t);
22 DEF_BIT(11, final_mux_sel);
25 DEF_BIT(3, rev);
[all …]
/system/dev/serial/aml-uart/
A Dregisters.h33 DEF_BIT(31, inv_rts);
34 DEF_BIT(30, mask_err);
35 DEF_BIT(29, inv_cts);
38 DEF_BIT(26, inv_tx);
40 DEF_BIT(24, rst_rx);
41 DEF_BIT(22, rst_tx);
45 DEF_BIT(15, two_wire);
55 DEF_BIT(26, rx_busy);
56 DEF_BIT(25, tx_busy);
60 DEF_BIT(21, tx_full);
[all …]
/system/dev/display/intel-i915/
A Ddpcd.h80 DEF_BIT(2, max_swing_reached);
133 DEF_BIT(5, frc_enable_cap);
134 DEF_BIT(6, color_engine_cap);
135 DEF_BIT(7, set_power_cap);
146 DEF_BIT(5, freq_aux_set_cap);
169 DEF_BIT(0, backlight_enable);
193 DEF_BIT(3, tx_gtc_cap);
201 DEF_BIT(0, is_branch);
216 DEF_BIT(7, oui_supported);
223 DEF_BIT(6, cp_ready);
[all …]
A Dregisters.h53 DEF_BIT(0, lock);
85 DEF_BIT(30, sw_ready);
90 DEF_BIT(0, read_op);
98 DEF_BIT(14, wait);
99 DEF_BIT(11, hw_ready);
100 DEF_BIT(10, nack);
101 DEF_BIT(9, active);
204 DEF_BIT(12, data_in);
205 DEF_BIT(11, data_out);
210 DEF_BIT(4, clock_in);
[all …]
A Dregisters-ddi.h101 DEF_BIT(2, port_b_present);
102 DEF_BIT(1, port_c_present);
103 DEF_BIT(0, port_d_present);
115 DEF_BIT(16, port_reversal);
116 DEF_BIT(7, ddi_idle_status);
154 DEF_BIT(31, send_busy);
155 DEF_BIT(30, done);
157 DEF_BIT(28, timeout);
159 DEF_BIT(25, rcv_error);
176 DEF_BIT(31, transport_enable);
[all …]
A Dregisters-pipe.h41 DEF_BIT(31, gamma_enable);
42 DEF_BIT(30, csc_enable);
63 DEF_BIT(3, ring_flip_source);
99 DEF_BIT(31, plane_enable);
154 DEF_BIT(31, enable);
198 DEF_BIT(31, enable);
244 DEF_BIT(1, vsync);
276 DEF_BIT(31, y_sign);
278 DEF_BIT(15, x_sign);
305 DEF_BIT(15, sign);
[all …]
A Dregisters-transcoder.h38 DEF_BIT(31, trans_ddi_function_enable);
54 DEF_BIT(15, port_sync_mode_enable);
59 DEF_BIT(8, dp_vc_payload_allocate);
66 DEF_BIT(31, transcoder_enable);
67 DEF_BIT(30, transcoder_state);
108 DEF_BIT(8, interlaced_vertical_total_even);
116 DEF_BIT(4, colorimetry);
117 DEF_BIT(3, dynamic_range);
122 DEF_BIT(0, sync_clock);
A Digd.cpp26 DEF_BIT(15, sci_event_select);
27 DEF_BIT(0, gmch_sw_sci_trigger);
39 DEF_BIT(0, swsci_indicator);
58 DEF_BIT(0, swsci_indicator);
69 DEF_BIT(10, get_aksv);
70 DEF_BIT(9, spread_spectrum_clocks);
72 DEF_BIT(6, internal_graphics);
73 DEF_BIT(5, tv_std_video_connector_info);
74 DEF_BIT(4, get_panel_details);
77 DEF_BIT(0, requested_system_callbacks);
[all …]
A Dregisters-dpll.h83 DEF_BIT(31, frequency_enable);
97 DEF_BIT(7, qdiv_mode);
126 DEF_BIT(31, enable_dpll);
156 DEF_BIT(30, pll_lock);
A Digd.h125 DEF_BIT(12, internal);
126 DEF_BIT(11, not_hdmi);
127 DEF_BIT(4, tmds);
128 DEF_BIT(2, dp);
/system/dev/display/vim-display/
A Dregisters.h17 DEF_BIT(30, sw_reset);
20 DEF_BIT(27, urgent_luma);
24 DEF_BIT(18, last_line);
25 DEF_BIT(17, busy);
26 DEF_BIT(16, demux_mode);
39 DEF_BIT(0, enable);
183 DEF_BIT(3, enable);
239 DEF_BIT(29, y_rev);
240 DEF_BIT(28, x_rev);
243 DEF_BIT(14, rpt_y);
[all …]
/system/dev/i2c/mt8167-i2c/
A Dmt8167-i2c-regs.h30 DEF_BIT(1, mas_ackerr);
38 DEF_BIT(3, arb_lost);
39 DEF_BIT(2, hs_nacker);
40 DEF_BIT(1, ackerr);
51 DEF_BIT(2, dma_en);
52 DEF_BIT(1, rs_stop);
86 DEF_BIT(0, start);
93 DEF_BIT(0, ext_en);
102 DEF_BIT(1, wr_full);
141 DEF_BIT(0, hs_en);
[all …]
/system/dev/i2c/imx-i2c/
A Dimx-i2c-regs.h26 DEF_BIT(7, enable);
27 DEF_BIT(6, interrupt_enable);
28 DEF_BIT(5, master);
29 DEF_BIT(4, transmit);
30 DEF_BIT(3, tx_ack_disable);
31 DEF_BIT(2, repeat_start);
37 DEF_BIT(7, transfer_complete);
39 DEF_BIT(5, bus_busy);
40 DEF_BIT(4, arbitration_lost);
41 DEF_BIT(2, slave_read_write);
[all …]
/system/dev/block/mtk-sdmmc/
A Dmtk-sdmmc-reg.h50 DEF_BIT(3, pio_mode);
51 DEF_BIT(2, reset);
63 DEF_BIT(1, cmd_sample);
88 DEF_BIT(8, cmd_ready);
198 DEF_BIT(14, stop);
199 DEF_BIT(13, write);
218 DEF_BIT(1, cmd_busy);
219 DEF_BIT(0, sdc_busy);
307 DEF_BIT(1, bdp);
308 DEF_BIT(0, hwo);
[all …]
/system/dev/pci/amlogic-pcie/
A Daml-pcie-clk.cpp42 DEF_BIT(29, reset);
43 DEF_BIT(30, enable);
44 DEF_BIT(31, lock);
52 DEF_BIT(12, div_mode);
55 DEF_BIT(17, dco_m_en);
56 DEF_BIT(18, dco_band_opt);
61 DEF_BIT(28, afc_dsel_bypass);
62 DEF_BIT(29, afc_clk_sel);
71 DEF_BIT(2, cml_input_sel1);
72 DEF_BIT(1, cml_input_sel0);
[all …]
/system/dev/thermal/mtk-thermal/
A Dmtk-thermal-reg.h38 DEF_BIT(31, change);
47 DEF_BIT(31, write);
67 DEF_BIT(0, valid_clear);
74 DEF_BIT(3, sense3_en);
75 DEF_BIT(2, sense2_en);
76 DEF_BIT(1, sense1_en);
77 DEF_BIT(0, sense0_en);
192 DEF_BIT(0, diff);
202 DEF_BIT(5, polarity);
225 DEF_BIT(15, valid);
[all …]
/system/dev/board/mt8167s_ref/
A Dmt8167-sdio.cpp45 DEF_BIT(14, msdc2_dat2_pupd);
48 DEF_BIT(10, msdc2_dat1_pupd);
51 DEF_BIT(6, msdc2_dat0_pupd);
59 DEF_BIT(10, msdc2_cmd_pupd);
62 DEF_BIT(6, msdc2_clk_pupd);
65 DEF_BIT(2, msdc2_dat3_pupd);
A Dmt8167-touch.cpp37 DEF_BIT(31, write);
A Dmt8167-emmc.cpp63 DEF_BIT(31, change);
/system/dev/pci/designware/
A Ddw-pcie-hw.h19 DEF_BIT(4, link_up);
20 DEF_BIT(29, link_in_training);
/system/dev/clk/mtk-clk/
A Dmtk-clk.cpp80 DEF_BIT(15, enable);
81 DEF_BIT(14, reset);

Completed in 684 milliseconds

12