Home
last modified time | relevance | path

Searched refs:cache (Results 1 – 5 of 5) sorted by relevance

/system/ulib/ftl/utils/
A Dftl_mc.c87 return cache in ftlmcRAM()
104 FTLMC* cache; in ftlmcNew() local
146 return cache; in ftlmcNew()
192 FsFree(cache); in ftlmcDelete()
217 entry = cache->hash_tbl[hash(mpn, cache->num_mpgs)]; in ftlmcGetPage()
234 PfAssert(cache->num_dirty <= cache->num_mpgs); in ftlmcGetPage()
296 if (cache->read_TFS(cache->ftl, mpn, entry->data, new_ptr)) in ftlmcGetPage()
319 PfAssert(cache->num_dirty <= cache->num_mpgs); in ftlmcGetPage()
337 for (; entry < &cache->entry[cache->num_mpgs]; ++entry) { in ftlmcFlushPage()
367 for (; entry < &cache->entry[cache->num_mpgs]; ++entry) { in ftlmcFlushMaps()
[all …]
/system/ulib/blobfs/test/
A Dblob-cache-test.cpp78 BlobCache cache; in NullTest() local
81 cache.Reset(); in NullTest()
99 BlobCache cache; in AddLookupEvictTest() local
124 BlobCache cache; in StopCachingTest() local
144 BlobCache cache; in EvictNoCacheTest() local
164 BlobCache cache; in EvictWhileCachingTest() local
196 BlobCache cache; in CacheAfterRecycleTest() local
244 BlobCache cache; in ResetClosedTest() local
254 cache.Reset(); in ResetClosedTest()
263 BlobCache cache; in ResetOpenTest() local
[all …]
/system/ulib/trace-engine/
A Dcontext_api.cpp155 if (likely(cache)) { in GetCurrentContextCache()
157 return cache; in GetCurrentContextCache()
161 cache = new ContextCache(); in GetCurrentContextCache()
162 tls_cache.reset(cache); in GetCurrentContextCache()
166 cache->string_table.clear(); in GetCurrentContextCache()
167 cache->thread_table.clear(); in GetCurrentContextCache()
168 return cache; in GetCurrentContextCache()
174 if (unlikely(!cache)) in CacheStringEntry()
195 if (unlikely(!cache)) in CacheThreadEntry()
616 if (likely(cache && !trace_is_unknown_thread_ref(&cache->thread_ref))) { in trace_context_register_current_thread()
[all …]
/system/ulib/blobfs/
A Drules.mk32 $(LOCAL_DIR)/blob-cache.cpp \
34 $(LOCAL_DIR)/cache-node.cpp \
100 $(TEST_DIR)/blob-cache-test.cpp \
/system/ulib/zircon-internal/include/lib/zircon-internal/device/cpu-trace/
A Dskylake-pm-events.inc145 "LLC cache reference", "Requests originating from core that reference cache line in L3")
149 "LLC cache miss", "Cache miss condition for references to L3")
196 "#lines -> L1 data", "Number of lines brought into L1 data cache")
420 "Retired load, line split", "Number of load instructions retired with cache-line splits")
424 "Retired store, line split", "Number of store instructions retired with cache-line splits")
461 …ces were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not…
466 …load instructions where data sources were L3 hit and cross-core snoop missed in on-pkg core cache")
470 …d load instructions where data sources were L3 hit and cross-core snoop hits in on-pkg core cache")
488 "L2 writebacks", "L2 writebacks that access L2 cache")
493 "L2 fills", "L2 cache lines filling L2")

Completed in 22 milliseconds