Home
last modified time | relevance | path

Searched refs:clr (Results 1 – 4 of 4) sorted by relevance

/system/dev/clk/mtk-clk/
A Dmtk-clk.cpp21 const zx_off_t clr; member
29 constexpr MtkClkGateRegs kClkGatingCtrl0 = {.set = 0x50, .clr = 0x80};
30 constexpr MtkClkGateRegs kClkGatingCtrl1 = {.set = 0x54, .clr = 0x84};
31 constexpr MtkClkGateRegs kClkGatingCtrl8 = {.set = 0xa0, .clr = 0xb0};
153 mmio_.Write32(1 << gate.bit, gate.regs.clr); in ClkEnable()
/system/dev/misc/pty/
A Dpty-core.c121 uint32_t clr = 0; in pty_adjust_signals_locked() local
125 clr = DEV_STATE_WRITABLE; in pty_adjust_signals_locked()
128 clr = DEV_STATE_READABLE; in pty_adjust_signals_locked()
132 device_state_clr_set(pc->zxdev, clr, set); in pty_adjust_signals_locked()
146 (cs->clr & PTY_FEATURE_BAD) || in pty_client_ioctl()
151 pc->flags = (pc->flags & (~cs->clr)) | cs->set; in pty_client_ioctl()
/system/public/zircon/device/
A Dpty.h35 uint32_t clr; member
/system/utest/pty/
A Dpty-test.c157 .clr = 0, in pty_test()

Completed in 7 milliseconds